

#### \_ MASTER'S THESIS \_\_\_\_\_

### All-Digital Control and Natural Frequency Tracking of Resonant, Electrostatic Comb Driven, MEMS Scanning Mirrors

to achieve the university degree of Diplom-Ingenieur Master's degree programme: Electrical Engineering and Economics

submitted to

#### Graz University of Technology

by Nikola Blazevic, BSc (01130672)

Supervisor

Ass.Prof. Dipl.-Ing. Dr.techn. Peter Söser Department of Electronics Inffeldgasse 12/I, A - 8010 Graz

in coorperation with Infineon Technologies Austria AG Alberto Garcia Izquierdo, BEng MSc

Graz, December 17, 2019

#### AFFIDAVIT

I declare that I have authored this thesis independently, that I have not used other than the declared sources/resources, and that I have explicitly indicated all material which has been quoted either literally or by content from the sources used.

The text document uploaded to TUGRAZonline is identical to the present master's thesis.

Date

Signature

#### Ethischer Kodex der TU Graz:

Wir sind eine Gemeinschaft der Forschenden, Lehrenden, Studierenden, Mitarbeiterinnen und Mitarbeiter und Alumnae und Alumni in einer Atmosphäre der intellektuellen Freiheit und Verantwortung. Wir bekennen uns zur Verbindung von Forschung und Lehre auf höchstem Niveau im weltweiten Wettbewerb vergleichbarer Einrichtungen. Auf den Grundlagen der Vision der TU Graz und dem Wissen, dass TechnikerInnen und WissenschafterInnen mit ihrem Denken und Handeln einen überaus starken Einfluss auf Gesellschaft und Umwelt ausüben, ist es der TU Graz wichtig, schon zu Beginn des Studiums bzw. eines Dienstverhältnisses auf die damit verbundene Verantwortung hinzuweisen und ihre Angehörigen zu einem ethisch einwandfreien Handeln zu verpflichten. Als StudentIn und AngehörigeR der TU Graz habe ich die Richtlinie des Rektorates der Technischen Universität Graz zur Sicherung guter wissenschaftlicher Praxis und zur Vermeidung von Fehlverhalten in der Wissenschaft gelesen und verstanden, ich unterstütze und anerkenne diese Richtlinie vorbehaltlos.

Ort, Datum

Unterschrift

## Abstract

Microscanner or MEMS Scanning Mirrors get used at LIDAR as well in other optical reflecting systems. Depending upon the type, the movement can be either translational or rotational. The aim of this Master-Thesis is to bring and keep such a mirror at resonance frequency and this with the aid of an all digital closed control loop. For this task, a resource-saving FM-Demodulator should demodulate the FM signal by the mirror and a DPLL should generate a voltage signal which moves and controls the mirror electro statically. Firstly, a Matlab Simulink Model should be created and afterwards a VHDL code should be written. Additionally, several FM-Demodulation methods should get tested to find the most resource-saving demodulation method. However, the most resource-saving method shows a worse SNR than the method which needs the most resources. In summary, an all digital and resource-saving control loop is possible but due to error proneness not wise to implement. On the other hand, a not resource-saving method would not be economic.

**Keywords**: LIDAR, MEMS Scanning Mirror, All Digital PLL, FM-Demodulation, MATLAB, VHDL

## Kurzfassung

Mikroscanner oder auch MEMS Scanning Mirrors werden sowohl für LI-DAR als auch für andere optisch reflektierende Systeme verwendet. Ziel dieser Diplomarbeit ist es einen solchen Mikroscanner durch eine vollkommen digitale geschlossene Kontrollschleife auf seine Resonanzfrequenz zu schwingen und diese beizubehalten. Dabei soll eine ressourcenschonende FM-Demodulation des vom Spiegel FM modulierten Signals stattfinden und mit Hilfe einer DPLL ein Spannungssignal erzeugt werden, welches den Spiegel durch elektrostatische Kräfte in Bewegung hält. Zuerst soll ein Matlab Simulink Modell angefertigt und anschließend ein VHDL Code erzeugt werden. Zudem werden mehrere FM-Demodulationsmethoden erprobt um die am Ressourcen schonendste Methode herauszufinden. Die Methode, die die wenigsten Ressourcen benötigt weist jedoch eine deutlich schlechtere SNR auf als die Methode, die die meisten Ressourcen benötigt. Hierdurch entsteht das Resümee, dass eine komplett digitale und ressourcenschonende Kontrollschleife möglich, jedoch aufgrund von Fehleranfälligkeit nicht sinnvoll ist. Andererseits wäre eine Methode, die mehr Ressourcen benötigt, wiederum nicht wirtschaftlich.

**Schlagwörter**: LIDAR, MEMS Scanner, Digitale PLL, FM-Demodulation, MATLAB, VHDL

## Contents

Ał	ostra	ct	I		
Kurzfassung					
Lis	st of	Figures	v		
Lis	st of	Tables	I I V X X 1 1 1 1 1 1 1 1 		
Ał	obrev	actIassungIIf FiguresVf TablesIXviationsXviationsXrroduction1Motivation1Problem statement2Aim of the work2Structure of the work3ckground5LIDAR5MEMS Scanning Mirror7Frequency Modulation - FM17FM-Demodulation192.4.1PLL-Demodulator192.4.2Slope Detection Demodulator202.4.3Coincidence-Demodulator22All Digital PLL - DPLL26MATLAP and Simulial30			
1	Intr	oduction	1		
	1.1	Motivation	I         II         V         IX         X         1		
	1.2	Problem statement	2		
	1.3	Aim of the work	2		
	1.4	Structure of the work	3		
2	Bac	kground	5		
	2.1	LIDAR	5		
	2.2	MEMS Scanning Mirror	7		
	2.3	Frequency Modulation - FM	17		
	2.4	FM-Demodulation	19		
		2.4.1 PLL-Demodulator	19		
		2.4.2 Slope Detection Demodulator	20		
		2.4.3 Coincidence-Demodulator	22		
	2.5	All Digital PLL - DPLL	26		
	2.6	MATLAB and Simulink	30		

	2.7	VHDL and Synthesis	31
3	Mat	tlab-Simulink Model	33
	3.1	Analog Part	35
		3.1.1 Mirror	39
	3.2	FM-Demodulation	47
		3.2.1 FM-Demodulator 1st version - PLL-Demodulator .	48
		3.2.2 FM-Demodulator 2nd version - Slope Detection De-	
		modulator	54
		3.2.3 FM-Demodulator 3rd version	60
	3.3	Signal Extracting	70
	3.4	DPLL	73
		3.4.1 Hangover Function	75
		3.4.2 Phase Frequency Detector and Loop Filter	77
		3.4.3 Numerically Controlled Oscillator	80
		3.4.4 Shaper and Inverter	83
	3.5	Start-up Simulation	86
	3.6	Error Dependency	90
4	VH	DL and Synthesis	96
	4.1	RTL Code	96
		4.1.1 Testbench $\ldots$	96
		4.1.2 Analog Part	104
		4.1.3 FM-Demodulation	105
		4.1.4 Signal Extracting	109
		4.1.5 DPLL	111
	4.2	Simulation	119
5	Con	clusion and Outlook	123

## List of Figures

1.1	Block diagram of the whole control model	3
2.1	LIDAR model of 3D-detection	7
2.2	MEMS-mirror	8
2.3	Model of the MEMS-mirror	9
2.4	Geometrical changing capacitance and overlap approximation	9
2.5	Capacitance dependence in overlap approximation	11
2.6	4 Sectors of mirror movement	12
2.7	Torque depending on angle at 100V	13
2.8	Response of the Duffing oscillator	15
2.9	Response of the mirror	16
2.10	Stability of open loop driven MEMS mirror	17
2.11	Frequency Modulated Signal	18
2.12	PLL-Demodulator	20
2.13	Slope Detection Demodulator	20
2.14	Undersampling	21
2.15	Rectangular Impulses and Integrating Lowpass	22
2.16	Coincidence-Demodulator	22
2.17	Working Frequency Range for Coincidence-Demodulator .	23
2.18	Coincidence-Demodulator at lowest frequency input	24
2.19	Coincidence-Demodulator at middle frequency input $% \left( {{{\bf{n}}_{{\rm{n}}}}} \right)$	25
2.20	Coincidence-Demodulator at highest frequency input	26
2.21	PLL Structure	27
3.1	Simulink model of whole control model	34

35
36
37
38
38
39
39
40
42
44
44
45
45
46
46
46
48
49
49
52
53
53
53
r
54
54

3.27	Simulink Block Zero-Order Hold of FM-Demodulator 2nd	
	version	54
3.28	Simulink Block Lowpass of FM-Demodulator 2nd version .	55
3.29	Simulink Block Median Filter of FM-Demodulator 2nd ver-	
	sion	55
3.30	Sampled FM Signal of FM-Demodulator 2nd version	57
3.31	Rectangular Pulse Signal of FM-Demodulator 2nd version	58
3.32	Signal after Lowpass Filter of FM-Demodulator 2nd version	58
3.33	Median Filtered Signal after Lowpass Filter of FM-Demodulato	$\mathbf{r}$
	2nd version	58
3.34	Generated Square Signal of FM-Demodulator 2nd version .	59
3.35	Simulink model of FM-Demodulator 3rd version	60
3.36	Simulink Block Convert to Square Wave	61
3.37	Simulink Block Zero-Order Hold	61
3.38	Simulink Block Counter	62
3.39	Simulink Block Quantizer	62
3.40	XOR of the FM-Demodulator 3rd version for an input of 2	
	MHz	64
3.41	XOR of the FM-Demodulator 3rd version for an input of $2.5$	
	MHz	64
3.42	XOR of the FM-Demodulator 3rd version for an input of 3	
	MHz	65
3.43	Detected Positive-Rising Signal of FM-Demodulator 3rd ver-	
	sion	66
3.44	Counter Signal of FM-Demodulator 3rd version	67
3.45	FM-Demodulated Signal of FM-Demodulator 3rd version .	67
3.46	Moving-Average Signal of FM-Demodulator 3rd version	68
3.47	Quantized Moving-Average Signal of FM-Demodulator 3rd	
	version	68
3.48	Functionality of the FM-Demodulator 3rd version	69
3.49	Simulink model of signal extracting	70

3 50	Signal-Extracted Signal sor out of Signal Extracting	73
9.50	Signal-Extracted Signal SqLout of Signal Extracting	70
3.31		75 70
3.52	Functionality of the Hangover Function	70
3.53	Hangovered Signal hangSqr_out of Hangover Function	76
3.54	Simulink model of PFD and LF	77
3.55	Simulink model of PFD	77
3.56	Simulink model of PFD Chart	78
3.57	Inverted Delayed and Synchronized Signal f_rect_syn of DPLL	79
3.58	Phase Frequency Detector Signal PFD_out of DPLL	79
3.59	Loop Filter Signal LF_out of DPLL $\ldots \ldots \ldots \ldots \ldots$	80
3.60	Simulink model of NCO	80
3.61	Simulink model of To Offset Frequency	81
3.62	Numerically Controlled Oscillator Signal NCO_out of DPLL	83
3.63	Simulink model of Shaper and Inverter	83
3.64	Lookup Table of Shaper	85
3.65	Shaped Output Signal shape_out of DPLL	86
3.66	Simulink model of Ramp to File	87
3.67	Ramp Signal ramp_in of DPLL	89
3.68	Start-up Simulation of MEMS-Mirror	89
3.69	Simulink model of Analog Part and White Noise	90
3.70	Start-up Simulation of MEMS-Mirror with 25 dB SNR	92
3.71	Zoom of Start-up Simulation of MEMS-Mirror with 25 dB	
	SNR	93
3.72	Start-up Simulation of MEMS-Mirror with 20 dB SNR $$	94
3.73	Zoom of Start-up Simulation of MEMS-Mirror with 20 dB	
	SNR	95
4.1	VHDL Simulation of Whole Control Loop	121
4.2	VHDL Simulation of Capacitance and Loop Filter	122
	I I I I I I I I I I I I I I I I I I I	

## List of Tables

2.1	4 Sectors of mirror movement	13
2.2	Stability of open loop driven MEMS mirror table	16

## Abbreviations

**ASIC** Application-Specific Integrated Circuit

**DPLL** Digital Phased-Lock Loop

**FPGA** Field Programmable Gate Array

**IEEE** Institute of Electrical and Electronics Engineers

 $\boldsymbol{\mathsf{LF}}$  Loop Filter

**LIDAR** Light Detection and Ranging

LSB/MSB Least/Most Significant Bit

**MEMS** Micro-Electro-Mechanical System

NCO/VCO Numerically/Voltage Controlled Oscillator

**OPA** Optical Phased Array

 $\ensuremath{\mathsf{PFD}}$  Phase Frequency Detector

PLL Phase-Locked Loop

 ${\sf SNR}$ Signal-To-Noise Ratio

**VHDL** V for VHSIC, Very High Speed Integrated Circuit, and HDL, Hardware Description Language

# Introduction

#### 1.1 Motivation

Self-driving cars are an upcoming topic of future. With the aid of LIDAR systems it is possible to make 3D environment images which are important for the car's calculations[1]. To implement such a LIDAR not directly visible in a car body, it is necessary to create it in a mini size. A bundled laser beam gets reflected by a rotating mirror to reach and scan a certain angle of the environment. Usually, MEMS, Micro-Electro-Mechanical System, Scanning Mirrors are used for this kind of challenges[2]. Now it is about to control it through electrostatic and to swing the mirror to its resonance frequency. This thesis should bring an overview if it is possible to do this in an all digital way and how satisfying this method is.

#### 1.2 Problem statement

The initial problem is to find a mathematical model for the MEMS mirror. Generally, it is a non linear mass-spring-damper system. For that reason the oscillation build-up is another problem beside the right moment of the rectangular pulse voltage at the input. Since the mirror has a varying capacitance, depending on its orientation, an FM modulated signal should be the output of the mirror Matlab Simulink Model. To demodulate this signal, a proper solution should be found which is resource-saving to have the possibility of producing an ASIC of the whole control loop. An additional problem is the signal extraction of the demodulated signal. Since all signals should be quantized to simulate an environment like on an ASIC, the demodulated signal will not be as smooth as to extract a falling and rising edge of the mirror that easily. This extracted signal should be the reference input of an All Digital PLL which should be created and adjusted.

#### 1.3 Aim of the work

The aim of the work is the creation of an All Digital PLL and closed control loop to swing and keep the MEMS Scanning Mirror at its resonance frequency. First of all it should get created in Matlab Simulink and afterwards, if a quantized version of this model works, in VHDL. The control loop should be checked for a low SNR by overlapping a white noise over the FM signal. The finished work should include a proper working quantized Matlab Simulink Model and a synthesis possible VHDL code.

#### 1.4 Structure of the work

First of all, a Matlab Simulink Model of the MEMS Scanning Mirror has to be created. Then a DPLL has to get designed and with the aid of it the mirror has to get swung to its resonance frequency and kept at it. When these parts both work properly an FM-Modulation and FM-Demodulation part, with an additional signal extraction, have to get placed between the mirror and the DPLL. Afterwards, if the closed control loop works, all signals have to get quantized and a shaper has to shape the input voltage to make the simulation more realistic. If the Matlab Simulink Model works properly a VHDL code of it has to get written.

The closed control loop has to be split in these parts:



Figure 1.1: Block diagram of the whole control model

To control the mirror movement a control model like in Figure 1.1 will be implemented.

Analog Part MEMS-Mirror and FM is the part of the mirror which includes the MEMS mirror model and the FM-Modulation. The model of the mirror is described in Chapter 2.2. The mirror's output signal is the corresponding capacitance which depends on the angle. With the changing capacitance an LC-Oscillator generates a frequency modulated signal.

**FM-Demodulator** is the part which demodulates the FM signal. Several methods of FM-Demodulation will be discussed at Chapter 2.4.

**Filter and Signal Extracter** is the part which filters the demodulated FM signal and generates a corresponding square wave at 0°-angle-crossing of the mirror.

**DPLL** is the part which gets an input square wave and tries to reproduce this signal at the same frequency. To compensate the determined delay from the parts before, a delay will be placed into the DPLL. Full particulars are at Chapter 2.5.

**Shaper** is the part which shapes the output square wave of the DPLL to input a rounded voltage signal to the mirror.

## 2 Background

#### 2.1 LIDAR

LIDAR, Light Detection And Ranging, is an optical measuring method for detection and distance measuring of objects in an area. It is similar to the RADAR method but instead of using microwaves LIDAR is using laser light. The common used method at LIDAR systems is Time of Flight. In that case the time from the outgoing until receiving the from the object reflected laser light gets measured and this is proportional to the distance of the object.[3] In practice, LIDAR systems get used at traffic supervision, wind energy market to measure wind speed and find the right spot for building a wind turbine and at the automotive industry[4]. As break assistances LIDAR systems detect objects in front of the driving car to send

warnings or to initiate a full breaking[5]. As well LIDAR systems already get used to make 3D environment pictures. For that reason, a rotating mirror reflects the laser waves and through the differences at several points of the objects it is possible to calculate a 3D copy of the environment like several car companies do for tests on self-driving cars[6]. In the future, Solid-State LIDAR Systems will lead the automotive LIDAR market. This variation is more resistant in relation to vibrations and more compact by not using mechanically moving mirrors. Basically, if we talk about Solid-State LIDAR Systems two methods are common today. An OPA, Optical Phased Array, which channels the laser beam by a two-dimensional surface using adjustable surface elements[7]. The second method is a MEMS Scanning Mirror, Chapter 2.2, which has a high potential to be the future LIDAR solution. The benefits are light-weight, compact and low power consumption[8].

Figure 2.1 demonstrates the principle MEMS Mirror scanning method. A laser steers its beam to a rotating mirror which allows a vertical scanning of an object. If the mirror reflects a laser beam which is channelled through a, by more than one laser, illuminated lens, a horizontal scan occurs too. The result is a 3D scan of an object.



Figure 2.1: LIDAR model of 3D-detection

#### 2.2 MEMS Scanning Mirror

Nowadays, MEMS, Micro Electromechanical Systems, are common in parts like position detection at digital cameras or as microphones at smartphones and headsets. But also at automotive sector MEMS take place as activators for air bags or as tire pressure sensors. MEMS combine semiconductor technology with miniature mechanics in the micron range. Low pressure changes or small electrical impulses are necessary to move the thin silicon channels.[9] Thank to its very small size and low production costs MEMS should innovate the automotive LIDAR market in future. The most common method to rotate the MEMS mirror is electrostatic comb drive. At this method a voltage gets applied and this produces an electrostatic force which pulls the mirror to its centre line. Also the MEMS Scanning Mirror can be categorized into resonant and non-resonant, according to their op-

erating frequency, mirrors. The benefits of resonant MEMS mirrors are a large scan angle at a simple control design at which non-resonant MEMS mirrors have a large degree of freedom in the trajectory design. But all the more complex actuation controller is needed to keep a constant scan speed at large scan ranges. Non-resonant, also called quasi-static, MEMS mirrors have a smaller scanning angle compared to the resonant MEMS mirrors.[8] This thesis deals with a resonant controlled MEMS Scanning Mirror therefore such this type gets described in detail. Figure 2.2 shows the mirror to control. The mirror has a size of 2.7 mm x 2.3 mm and the smallest parts are just 1 µm big.



Figure 2.2: MEMS-mirror

Figure 2.3 shows a 3D model of the used mirror. It is clearly to see that the mirror is stiffly connected to two bars at each side. These bars are connected over two spring combs at each corner to the package. Rotation of the mirror causes a geometrical changing capacitance like shown at Figure 2.4.



Figure 2.3: Model of the MEMS-mirror



 $Figure \ 2.4: \ Geometrical \ changing \ capacitance \ and \ overlap \ approximation$ 

These of two different springs caused capacitances have different but sym-

metrical waves and form a main capacitance. This resulting capacitance creates at connection to an inductor an LC-Oscillator which, under simplified assumptions, has a frequency of [10]

$$f = \frac{1}{2\pi\sqrt{LC_{var}}}\tag{2.1}$$

With the aid of a varying capacitance and a constant inductance the LC-Oscillator generates a frequency modulated signal. Details about frequency modulation at Chapter 2.3.

The mirror has a moving range of  $-16^{\circ}$  to  $+16^{\circ}$  and due to the mirror's electrostatic comb driven actuation its initial position has to be unequal 0°. The electrostatic comb driven actuation works as follows: Since the capacitive combs are attached to a pivot the changing capacitance and the changing angle produce a torque

$$\tau = \frac{U^2 dC}{2d\phi} \tag{2.2}$$

if a voltage is applied at the capacitive building plates.[11] This produced torque pulls the mirror to its centre line of 0° if the mirror is tilted. Therefore the mirror's initial position has to be unequal 0° which is solved by its geometrical form. This is the method how to control the mirror. The voltage has to be applied until the mirror reaches 0° and after turning off the voltage the mirror swings through its kinetic energy but at the same time it gets damped by the spring. After the mirror gets damped and reaches its maximum amplitude it changes its direction and the voltage has to get applied again to create a torque and hence to gain momentum. This method brings the mirror to resonance. Figure 2.5 illustrates the method

with the angle of the mirror  $\varphi$ , the applied voltage U and the produced torque T from the centre line.



#### Mirror Control

Figure 2.5: Capacitance dependence in overlap approximation

At positive angle the torque becomes negative and vice verse at negative angle the torque is positive. For that reason the mirror gets always pulled to 0° angle. This brings four different sectors of the mirror movement depending on its angle direction of velocity for controlling the mirror. Figure 2.6 illustrates this assumption.



Figure 2.6: 4 Sectors of mirror movement

#### Sector 1:

Mirror angle is positive as well as the velocity.

Torque is negative and pulls the mirror.

#### Sector 2:

Mirror angle is still positive but velocity turned to other direction.

Torque is still negative because of the angle.

#### Sector 3:

Mirror angle is negative as well as velocity now.

Torque pulls from other side and is positive.

#### Sector 4:

Mirror angle is still negative but velocity turned to other direction again. Torque is still positive.

Table 2.1 summarizes t	the four	sectors:
------------------------	----------	----------

	angle $\varphi$	velocity $\omega$	torque T
1	+	+	-
2	+	-	-
3	-	-	+
4	-	+	+

Table 2.1: 4 Sectors of mirror movement

Figure 2.7 illustrates the torque depending on the angle of the MEMS Scanning Mirror.



Figure 2.7: Torque depending on angle at 100V

The MEMS Scanning Mirror behaves like a Duffing oscillator with linear damping and can be described mathematically as follows:[12]

$$I\ddot{\varphi} + \gamma\dot{\varphi} + k_1\varphi + k_3\varphi^3 = \tau_{max}h(\varphi)f_{\Omega}(t)$$
(2.3)

- $\varphi$  : angle of the mirror
- $\dot{\varphi}$  : velocity  $\omega$  of the mirror
- $\ddot{\varphi}:$  acceleration  $\alpha$  of the mirror
- I: moment of inertia
- $\gamma$ : damping term ( $\gamma = 2\varsigma I\omega_0$ )
- $\varsigma$  : damping
- $\omega_0$ : angular frequency

 $k_1, k_3$ : linear and cubic restoring force coefficients

 $\tau_{max}$ : maximal actuation moment. Design- and voltage-dependent. It is reached (h( $\varphi$ )=1) when all comb drives are engaged, but not perfectly overlapping.

 $h(\varphi)$ : "shape function" of actuating moment. Depends on position, which makes the mirror a "parametric" oscillator. Shown at Figure 2.7  $f_{\Omega}(t)$ : supplied driving signal, square pulse voltage

The non-linearity of the Duffing oscillator effects the jump phenomenon[13] which produces a tilted oscillation amplitude as in Figure 2.8. This Figure would typify an externally forced MEMS mirror defined by the equation

$$I\ddot{\varphi} + \gamma\dot{\varphi} + k_1\varphi + k_3\varphi^3 = \tau_{max}sin(\Omega t)$$
(2.4)

 $\Omega$  : excitation frequency



Figure 2.8: Response of the Duffing oscillator

Since the MEMS mirror is electrostatically driven this causes a non-linearity at the torque by changing the sign at 0° crossing. This additional nonlinearity causes a changed, cut oscillation amplitude like in Figure 2.8. For that reason the MEMS mirror just can be animated from frequency higher than its resonance frequency.



This produces the following stability Table 2.2 for the open loop driven MEMS mirror which is illustrated in Figure 2.10.

	initial position $\varphi_0$ (mrad)					
G		100	10	1	0.1	0.01
oop CV	6400	5.8	5.8	5.8	5.8	5.8
en le rivii uen (Hz	6000	8.1	8.1	8.1	8.1	8.1
ope di di di	5600	12.6	12.6	12.6	12.6	12.6
÷	5200	27.5	27.5	0.0	0.0	0.0

Table 2.2: Stability of open loop driven MEMS mirror table



Figure 2.10: Stability of open loop driven MEMS mirror

#### 2.3 Frequency Modulation - FM

At FM, Frequency Modulation, the incoming information changes the frequency of the carrier signal while the amplitude remains constant. This causes a frequency change like illustrated in Figure 2.11 in which the black signal is the incoming information and the blue signal is the frequency modulated signal.



Figure 2.11: Frequency Modulated Signal

The most famous usage of this method is the FM radio.[14] The reason why a modulation gets used is because the signal gets less interferenceprone especially at radio links. A frequency modulated signal has a carrier frequency  $f_T$  and a frequency swing  $\Delta f$  which can be calculated as follows:

$$\Delta f = \frac{f_{max} - f_{min}}{2} \tag{2.5}$$

$$f_{max} = f_T + \Delta f \tag{2.6}$$

$$f_{min} = f_T - \Delta f \tag{2.7}$$

At high frequencies an FM signal can be generated with the aid of oscillator

circuits like the MEMS Scanning Mirror produces its FM signal. A changing capacitance causes a changing frequency like Equation 2.1 describes. But also a VCO/NCO, voltage/numerical controlled oscillator, can serve as an FM-Modulator.[15]

#### 2.4 FM-Demodulation

There are a few reliable methods to demodulate an FM modulated signal. The following three methods got tested at the closed control loop of the MEMS Scanning Mirror at the Matlab Simulink Model.

#### 2.4.1 PLL-Demodulator

Because the PLL wants to follow the incoming, FM modulated, signal the loop filter produces a signal which is corresponding to the FM demodulated signal.[16] The PLL's functionality is described at Chapter 2.5 as well as the loop filter's demodulating attitude. Figure 2.12 illustrates the PLL-Demodulator functionality.



Figure 2.12: PLL-Demodulator

#### 2.4.2 Slope Detection Demodulator

Figure 2.13 illustrates the functionality of this FM-Demodulator method.



Figure 2.13: Slope Detection Demodulator

The Slope Detection Demodulator works as follows: The incoming analog signal goes to the ADC and gets sampled at a consciously chosen lower sample frequency than the actual frequency of the FM signal. Thus the high frequency of the FM signal gets, with the aid of the aliasing effect, transformed to a lower frequency so that the sampling rate of the digital circuit can be lower than with the former frequency range of the FM signal. This method is called Undersampling, band pass sampling, harmonic

sampling or super-Nyquist sampling. The resulting aliasing frequency can be calculated as follows:[17]

$$f_a = f_s - f_{in} \tag{2.8}$$

 $f_a$ : appearing aliasing frequency

 $f_s$ : sampling frequency

 $f_{in}$ : incoming frequency

Figure 2.14 illustrates the functionality of undersampling.



Figure 2.14: Undersampling

Afterwards, the digitalized FM signal goes to a slope detector which generates an impulse at each rising or falling edge. The following lowpass filter counts and integrates the incoming impulses and produces the FM demodulated signal[18]. Figure 2.15 illustrates the functionality of the lowpass integrating over the rectangular impulses.



Figure 2.15: Rectangular Impulses and Integrating Lowpass

#### 2.4.3 Coincidence-Demodulator

Figure 2.16 illustrates the functionality of this FM-Demodulator method.



 $Figure \ 2.16: \ Coincidence-Demodulator$ 

At the Coincidence-Demodulator the FM signal goes like in the previous FM-Demodulator to the ADC where it gets converted to digital and transformed in frequency. The next step is the coincidence detector which is an XOR logic gate and has two inputs. One is the digital FM signal and the second is the same signal just time delayed.[19] The time delay determines

the working frequency range of the Coincidence-Demodulator.

$$f_{wr} = \frac{1}{2T_{delay}} \tag{2.9}$$

 $f_{wr}$ : working frequency range of the Coincidence-Demodulator

 $T_{delay}$ : time delay of the second input

The Coincidence-Demodulator has more than one working range, to be specific the working range is repeating for each  $f_{wr}$ . For each second  $f_{wr}$ the output is exactly mirrored. Figure 2.17 illustrates this.



Figure 2.17: Working Frequency Range for Coincidence-Demodulator

So for the first working range the lowest possible input frequency can be 0 Hz and the maximum possible input frequency  $f_{wr}$ . For that reason the incoming frequency range has to be a part of the working frequency range. If the incoming frequency is at the lowest point of the working
frequency range the Coincidence-Demodulator has a constant output of 0 like in Figure 2.18.



Figure 2.18: Coincidence-Demodulator at lowest frequency input

If the input frequency is at the middle of the working frequency range the output is a square signal with double frequency of the input signal like in Figure 2.19.



Figure 2.19: Coincidence-Demodulator at middle frequency input

For the highest possible input frequency the output of the Coincidence-Demodulator is a constant 1 like in Figure 2.20.



Figure 2.20: Coincidence-Demodulator at highest frequency input

To summarize this, the output of the coincidence detector is, apart of the both extreme cases, a pulse width modulated signal. This signal serves as an input to the previous described slope detector. A counter replaces the previous used lowpass integrator and counts the samples between each impulse and with the aid of the sample and hold block the counted number keeps at the output until the next impulse. This series of sequenced counter values is the digital demodulated FM signal.

### 2.5 All Digital PLL - DPLL

PLLs, Phase Locked Loops, are control loops which can synchronize with the incoming signal by the aid of a local oscillator. It can be built analog, analog and digital mixed or completely digital and gets used in many fields

like as an FM-Demodulator, frequency multiplier, carrier frequency synthesis at radio and television and synchronisation control for engines.[20] Figure 2.21 illustrates the general structure of the PLL.



Figure 2.21: PLL Structure

**PFD**, Phase Frequency Detector, has two inputs, the incoming reference signal and the generated, optional modified, signal. The output is a signal which signals the phase or frequency shift between the both incoming signals. At control engineering it is typically called the control error signal.

**LF**, Loop Filter, is in general a lowpass filter and significant for the control loop stability. It characterises how the control loop reacts to changes in reference frequency or at start-up. The output signal is appointed to the VCO/NCO and signalises a raise drop in the output frequency.

VCO/NCO, Voltage/Numerical Controlled Oscillator, is the signal creating part of the control loop. A VCO gets used at analog PLLs and an NCO at digital PLLs and like the name already says the input voltage or number controls the output of the oscillator.

**Divider and/or Inverter** is an optional part in the feedback path of the control loop. If the Divider divides the frequency by two so the incoming

frequency to the PFD is half the reference frequency. The PFD issues an error signal so that the loop filter creates a signal that the VCO/NCO has to raise the frequency. This happens until the output frequency is double the input frequency. So if the double frequency of the output gets divided by two the PFD compares two signals with the same frequency again and the error is zero.

To exemplify this mathematically without neither a divider not an inverter:[21] The PFD corresponds mathematically to

$$e(s) = (x(s) - y(s))K_d$$
(2.10)

s: signals frequency domain of Laplace transforms

e(s): Laplace transform of the error signal after the PFD

x(s): Laplace transform of input signal

y(s): Laplace transform of output signal

 $K_d$ : coefficient of the PFD

$$G(s) = \frac{K_d K_o F(s)}{s} \tag{2.11}$$

G(s): Laplace transform of PFD+LF+VCO/NCO

 $K_o$ : coefficient of the VCO/NCO

F(s): Laplace transform of LF

$$\frac{y(s)}{x(s)} = \frac{G(s)}{1 + G(s)}$$
(2.12)

$$F(s) = K_p + \frac{K_I}{s} \tag{2.13}$$

 $K_p$ : proportional coefficient of the LF

 $K_I$ : integral coefficient of the LF

If these equations get combined it results

$$G(s) = \frac{K_d K_o K_p s + K_d K_o K_I}{s^2}$$
(2.14)

$$\frac{e(s)}{x(s)} = \frac{s^2}{s^2 + K_d K_o K_p s + K_d K_o K_I} = \frac{s^2}{s^2 + 2\xi \omega s + \omega^2}$$
(2.15)

 $\xi:$  damping of a 2nd order system

 $\omega:$  natural angular frequency of a 2nd order system

$$\xi = \frac{K_p}{2} \sqrt{\frac{K_o K_d}{K_I}} \tag{2.16}$$

$$\omega = \sqrt{K_o K_d K_I} \tag{2.17}$$

Due to the PLL should be an All Digital PLL the equations have to be time discrete. A Bilinear Transformation has to get performed. The Euler method takes place for that because it is simpler and the sampling frequency will be much higher than the mirror and DPLL frequency.

$$s = (1 - z^{-1})\frac{1}{T_s}$$
(2.18)

z: signals frequency domain of Z transforms

 $T_s$ : sampling time

$$F(s)|_{s=(1-z^{-1})} \frac{1}{T_s} = \frac{K_p - K_p z^{-1} + K_I T_s}{1 - z^{-1}} = \frac{\alpha + \beta z^{-1}}{1 - z^{-1}}$$
(2.19)

Invention of two new variables for the LF.

$$\alpha = K_p + K_I T_s = \frac{\omega(\omega T_s - 2\xi)}{K_o K_d}$$
(2.20)

$$\beta = -K_p = \frac{\omega 2\xi}{K_o K_d} \tag{2.21}$$

To develop a DPLL the damping and the natural angular frequency have to get chosen and the coefficients of the PFD and NCO have to be set. At the MATLAB Chapter 3.4 the coefficients get chosen and the DPLL developed.

### 2.6 MATLAB and Simulink

**MATLAB** is a software product of the MathWorks company to solve and visualize mathematical problems. It works on several operating systems and is extendible with diverse toolboxes. The name MATLAB combines the two words MATrix and LABoratory because MATLAB's calculations base on matrices. The software combines numerical analyses, matrix calculation, signal processing and visualisation. It comprises an interactive programming language which works object-oriented. It is possible to call

MATLAB functions from other programming languages like Fortran and C and vice verse. The most famous and used toolbox of MATLAB is Simulink.[22]

The software **Simulink** is also a product of the MathWorks company and makes it possible to create graphical function blocks which can be simulated with or without an additional MATLAB script but needs the MATLAB program environment. It is possible to create technical, physical or theoretical mathematical continuous- or discrete-time systems and to simulate them. Simulink describes the created graphical function blocks by linear, non-linear and differential equations. The usage of Simulink is in several categories like signal processing or control loops possible and Simulink models can be exported to other languages like SystemC or VHDL.[23] These are the benefits for this master's thesis.

## 2.7 VHDL and Synthesis

The name VHDL is a combination of the letter V which stands for VHSIC, Very High Speed Integrated Circuit, and HDL, Hardware Description Language. Besides Verilog, VHDL is one of both mostly used HDLs. VHDL got developed by proxy of the US Department of Defense as a hardware documentation standard in the early 1980s and got standardised as IEEE 1076-87 in 1987.[24] The functional principle of VHDL is to describe the behaviour of a circuit and this in a higher level of abstraction. Hence it is possible to develop extensive circuits like microprocessors and to simulate, synthesis and verify them. Synthesis is a refinement process that realizes a description with components from the lower abstraction level. Also it is

possible to produce net lists which can be directly loaded into FPGAs. The code can be separated between synthesis-able and functional code. The difference is that both codes can be simulated but just synthesis-able code can get translated to net lists. Functional code often gets used at testbenches to create a simulation environment for the proper VHDL code. To create synthesis-able code is in general harder and the developer has to abstain from big parts of the possible VHDL code. A synthesis-able VHDL code needs at least the two design units entity and architecture. The entity is the description of the ports and the architecture describes the behaviour of a VHDL unit.[25]

# 3

# Matlab-Simulink Model



Figure 3.1: Simulink model of whole control model

```
1 fs_sim = 84e6;
2 Ts_sim = 1/fs_sim;
3 T_sim = 0.3;
```

Listing 3.1: MATLAB Parameter for Simulation

Figure 3.1 shows the final version of the MEMS-Mirror control loop. In this chapter some former versions of the analog part as well of the FM-Demodulator will be described and the reasons why they got changed will be listed.

The final version of the control loop got quantized to check functionality even with fixed bit length and to check SNR by adding white noise to the FM signal of the MEMS-mirror. This will be described in Chapter 3.6.

#### 3.1 Analog Part



Figure 3.2: Simulink model of analog part 1st version

The Analog Part includes the MEMS Scanning Mirror, which is described at Chapter 3.1.1 and the FM-Modulation part. The mirror provides the changing capacitance which is representative for the current mirror angle. This capacitance gets scaled to a value between -1 and +1 by the minimum and maximum possible capacitance of the mirror. This by Equation 3.1 scaled capacitance value gets to an FM-Modulator block, Figure 3.4, and the output is an FM modulated signal between 9 MHz and 10 MHz.

$$C_{scaled} = \frac{C_{\_out - C_{\_min\_mir} - \frac{C_{\_max\_mir - C\_min\_mir}}{2}}{\frac{C_{\_max\_mir - C_{\_min\_mir}}}{2}}$$
(3.1)



Figure 3.3: Simulink model of analog part 2nd version

In the second version of the analog part the output capacitance of the mirror gets more realistic FM modulated by an resonant circuit, Equation 3.2. For the sake of simplicity this FM modulated signal gets scaled again, Equation 3.3, and FM modulated to ensure a frequency range of 9 MHz to 10 MHz.

$$f_{-}ctrl_{-}sig = f_0 = \frac{1}{2\pi\sqrt{L_{-}statC_{-}out}}$$
(3.2)

$$f_{-}ctrl_{-}sig_{scaled} = \frac{f_{-}ctrl_{-}sig - f_{-}fm_{-}min - \frac{f_{-}fm_{-}max - f_{-}fm_{-}min}{2}}{\frac{f_{-}fm_{-}max - f_{-}fm_{-}min}{2}}$$
(3.3)



Figure 3.4: Simulink Block FM-Modulator Passband

```
1 % analog sampling - 84MHz because of FM
2 fs_mir = fs_sim; %[84MHz]
3 Ts_mir = 1/fs_mir;
4
5 % frequency modulation
6 L_stat = 10e-3; %[2µH]
7 f_fm_max = (2 * pi) / sqrt(L_stat * cap_min); % at 18°
8 f_fm_min = (2 * pi) / sqrt(L_stat * cap_max); % at 0°
```

Listing 3.2: MATLAB Code for Analog Part

Figure 3.5 shows the incoming voltage at 100 V and a frequency of 2 kHz. This produces the mirror movement and the following change of capacitance in Figure 3.6. These two figures compared illustrate that the incoming voltage is not exactly timed with the peak-reaching - voltage on - and 0° crossing - voltage off - mirror alignment like in Chapter 2.2 exactly

described. This not exact timing is caused through the delay which the whole control loop creates. To compensate this delay the DPLL has an additional delay block which will be described in Chapter 3.4. The out coming FM modulated signal is illustrated at Figure 3.7 which is zoomed to a smaller part right before the capacitance reaches the peak or the mirror crosses 0°.



Figure 3.5: U\_in Simulation of MEMS-Mirror



Figure 3.6: C\_out Simulation of MEMS-Mirror



Figure 3.7: FM\_out Simulation of MEMS-Mirror

#### 3.1.1 Mirror



Figure 3.8: Simulink model of mirror 1st version

```
% mirror main
 1
   f_mir = 2e3; \%[f = 2kHz]
 2
    wn_mir = 2*pi*f_mir;
 3
    D_mir = 0.004; %chosen
 4
 5
    C_{\min} = 3*10^{-12}; \%[3 pF]
 6
    C_max_mir = 60*10^{-12}; \%[60 pF]
 7
    0_mir = 13.6; \%[\circ]
 8
9
    \texttt{Kc\_mir} = ((\texttt{C\_max\_mir}-\texttt{C\_min\_mir})/\texttt{O\_mir}); \ \%[\texttt{F}/^{\circ}]
10
    Kvt_mir = 13/2500; %chosen for angle 13.6^{\circ}
11
    K_mir = 1;
12
```

```
13 I_mir = 1/(K_mir*wn_mir<sup>2</sup>);
14 Kv_mir = 2*I_mir*D_mir*wn_mir;
15 Ks_mir = I_mir*wn_mir<sup>2</sup>;
```

Listing 3.3: MATLAB Code for Mirror 1st version

Since at the beginning of the thesis the MEMS-mirror was unexplored a simple mass-spring-damper model got used as the first version of it, Figure 3.8. In Listing 3.3 the mirror's parameters get calculated by the given and chosen values of the resonant frequency and the damper constant. This calculation is described in Chapter 2.2. The value of the voltage-totorque factor Kvt\_mir got identified experimentally to achieve a maximum angle of 13.6° by an input voltage of 50 V. To guarantee that the mirror just gets pulled by the torque the squared input voltage gets multiplied by the sign of the angle. To calculate the resulting capacitance of the mirror the absolute value of the angle gets multiplied by the degree-to-farad factor Kc\_mir and this value gets subtracted by the maximum value of the mirror capacitance C\_max\_mir. This is because the maximum capacitance is at 0° and it gets symmetrically less the more it moves in positive or negative alignment.



Figure 3.9: Simulink model of mirror 2nd version

```
1 % mirror main
2 k1 = 58e-6;
  k3 = 360e - 6;
3
   I = 3.19 e - 13;
4
   omega_0 = sqrt(k1/I);
   Q = 150;
   gamma = omega_0/Q*I;
   % Initialize actuation lookup
9
10 \% torque scaled for 1V input in Nm
   data = xlsread('torque_lookup_1V_in_Nm', 'Sheet1');
11
12 % Allocate imported array to column variable names
   angle_value = data(:, 1);
13
  torque_value = data(:,2);
14
15
16 \% capacitance calculation
  C_{\min} = 3*10^{-12}; \%[3pF]
17
   C_{max_mir} = 60*10^{-12}; \% [60 \text{ pF}]
   0_{mir} = 13.6; \%[^{\circ}]
19
20 Kc_mir = ((C_max_mir-C_min_mir)/O_mir); \%[F/^{\circ}]
```

Listing 3.4: MATLAB Code for Mirror 2nd version

After the mirror got exactly analysed by creating a finite element model of it and starting some simulations, reality true values for its parameter got discovered and got placed in the second version like in Figure 3.9. Additionally, to the new values for gamma, k1 and I, the mirror has the new parameter k3 to describe its non-linearity. Also this non-linearity and its consequences are exactly described at Chapter 2.2. The torque factor got replaced by a lookup table which describes the torque value by the mirror alignment in degree like in Figure 3.12. In this version of the mirror the capacitance calculation remained unchanged.



Figure 3.10: Simulink model of mirror 3rd version

```
1 % mirror main
2 f_mir = 2e3; \%[mirror resonance frequency about 2kHz]
   wn_mir = 2*pi*f_mir;
3
4
   k1 = 58e - 6;
5
   k3 = 360e - 6;
6
   I = 3.19 e - 13;
   omega_0 = sqrt(k1/I);
   Q = 150;
9
   \tt gamma = \tt omega_0/Q*I;
10
11
12 % Initialize actuation lookup
13~\% torque scaled for 1V input in Nm
14 data = xlsread('torque_lookup_1V_in_Nm','Sheet1');
15 % Allocate imported array to column variable names
16 angle_value = data(:,1);
17 torque_value = data(:,2);
```

All-Digital Control and Natural Frequency Tracking of Resonant, Electrostatic Comb Driven,

MEMS Scanning Mirrors

```
%Clear temporary variables
18
   clearvars data raw;
19
20
21 % Initialize capacitance
   delta_angle = 0.001; \% degrees
22
   cap_stat_p = 40e - 12; \% [40pF]
23
   file_name_caps = 'caps_interp.mat';
24
   if ~exist(file_name_caps, 'file ')
25
        data2 = xlsread('DL1-DL2-rotor-caps.xlsx','Sheet1');
26
        angle_deg = data2(:,1);
27
        angle_vec_long = -18:delta_angle:18;
28
        cap_stat_dl1_rot_left_tmp = data2(:,5);
29
        cap_stat_dl2_rot_left_tmp = data2(:,4);
30
        cap_stat_dl1\_rot\_left = \leftrightarrow
31
              interp1(angle_deg,cap_stat_dl1_rot_left_tmp,angle_vec_long,'cubic');
        cap_stat_dl2_rot_left = \leftrightarrow
32
              interp1(angle_deg,cap_stat_dl2_rot_left_tmp,angle_vec_long,'cubic');
        cap_stat_dl1_rot_right = fliplr(cap_stat_dl1_rot_left);
33
        cap_stat_dl2_rot_right = fliplr(cap_stat_dl2_rot_left);
34
        save(file_name_caps, 'angle_vec_long', 'cap_stat_dl1_rot_left', ↔
35
              'cap_stat_dl1_rot_right', 'cap_stat_dl2_rot_left', ↔
              'cap_stat_dl2_rot_right');
   else
36
        load(file_name_caps);
37
38
   end
   \texttt{sum\_cap} = \texttt{cap\_stat\_dl1\_rot\_left} + \texttt{cap\_stat\_dl1\_rot\_right} + \leftrightarrow
39
         cap_stat_dl2_rot_left + cap_stat_dl2_rot_right;
40
   angle_vec_long_rad = angle_vec_long/180*pi;
41
   c_l = cap_stat_dl1_rot_left + cap_stat_dl2_rot_left;
42
   c_r = cap_stat_dl1_rot_right + cap_stat_dl2_rot_right;
43
   cap_all = ((c_1.*c_r)./(c_1 + c_r)).*(10^-12) + cap_stat_p;
44
45 cap_max = max(cap_all);
46 cap_min = min(cap_all);
```

Listing 3.5: MATLAB Code for Mirror 3rd version

In the third version of the mirror the capacitance calculation got more exactly like in Figure 3.10. Through the finite element simulation of the mirror four lookup tables got created to describe the capacitance created by the mirror movement. Like in Listing 3.5 an Excel Document with the values gets loaded and the variables for the lookup tables get created. Followed by the geometrical construction this calculation describes the par-

allel and serial capacitances of the mirror and is described in Chapter 2.2. This final version of the MEMS-mirror includes its non-linearity, the reality true torque depending on the angle and the five geometrical depending capacitances depending on the angle.



Figure 3.11:  $T_{-}out$  Simulation of MEMS-Mirror

Figure 3.11 shows the torque produced by the input voltage of Figure 3.5 and the lookup table of Figure 3.12.



Figure 3.12: Torque(Angle) Lookup Table of MEMS-Mirror



Figure 3.13: O\_out Simulation of MEMS-Mirror

Through the applied torque and the second-order mirror model the mirror angle behaves like in Figure 3.13. It is clear to see that a positive applied torque pulls the mirror from negative angle to  $0^{\circ}$  and vice versa.



Figure 3.14: Capacitance(Angle) of dl1\_rot\_left Lookup Table of MEMS-Mirror



Figure 3.15: Capacitance(Angle) of dl1\_rot\_right Lookup Table of MEMS-Mirror



Figure 3.16: Capacitance(Angle) of dl2\_rot\_left Lookup Table of MEMS-Mirror



Figure 3.17: Capacitance(Angle) of dl2\_rot\_right Lookup Table of MEMS-Mirror

Figure 3.14 to Figure 3.17 show the lookup tables for the capacitances depending on the angle which produce summed to the static capacitance

cap\_stat\_p the resulting capacitance C\_out in Figure 3.6.

This shows us that the capacitance signal is double the frequency,  ${\sim}4$  kHz, of the mirror,  ${\sim}2$  kHz.

# 3.2 FM-Demodulation

The FM-Demodulation is the most difficult part of the control loop because it has to be simple and realizable by using a low amount of fix bits. In this chapter all three used FM-Demodulation methods will be described and the reasons why the third and not the previous two methods got used to demodulate the signal.



#### 3.2.1 FM-Demodulator 1st version - PLL-Demodulator

Figure 3.18: Simulink model of FM-Demodulator 1st version



Figure 3.19: Simulink model of DPLL of FM-Demodulator 1st version



Figure 3.20: Simulink Block Relay of FM-Demodulator 1st version

```
function [sqr_out, dpll_en] = fcn(sign_in, LF_FM_in)
 1
 2
         global rising; % initial value rising = 1
         global counter; \% initial value counter = 0
 3
         global cntUp; \% initial value cntUp = 0
 4
         global cntDown; % initial value cntDown = 0
 \mathbf{5}
         global hold_U; % initial value hold_U = 0
 6
         global hold_en; % initial value hold_en = 0
 7
 8
         if (rising = 1)
 9
               counter = counter + 1;
10
               if (sign_i = 1)
11
                    cntUp = cntUp + 1;
12
               else
13
                    cntDown = cntDown + 1;
14
15
              end
16
               if (cntUp = 64)
                    counter = 0;
17
                    \operatorname{cnt} \operatorname{Up} = 0;
18
                    \operatorname{cntDown} = 0;
19
              end
20
               if (counter = 512)
21
                    rising = -1;
22
                    counter = 0;
23
                    \operatorname{cnt} \operatorname{Up} = 0;
24
                    \operatorname{cntDown} = 0;
25
              end
26
         end
27
         if (rising = -1)
28
               counter = counter + 1;
29
               if (sign_i = -1)
30
                    cntDown = cntDown + 1;
31
               else
32
                    cntUp = cntUp + 1;
33
               end
34
               if (\text{cntDown} = 64)
35
                    counter = 0;
36
                    \operatorname{cntDown} = 0;
37
                    \operatorname{cnt} \operatorname{Up} = 0;
38
              end
39
               if (counter = 512)
40
                    rising = 1;
41
                    counter = 0;
42
                    \operatorname{cntDown} = 0;
43
                    \operatorname{cnt} \operatorname{Up} = 0;
44
              end
45
         end
46
         if (rising = 1)
47
              hold_U = 1;
48
```

```
else
49
             hold_U = 0;
50
        end
51
        if ( LF_FM_in <= -0.005)
52
             hold_en = 1;
53
54
        end
55
   sqr_out = hold_U;
56
57
   dpll_en = hold_en;
```

Listing 3.6: MATLAB Function for Signal Extracting of FM-Demodulator 1st version

After the DPLL was created and the functionality of it proved the idea was to use this knowledge to create an FM-Demodulator with help of the loop filter of the DPLL like in Figure 3.18. Like in Chapter 2.5 described the loop filter follows the frequency change of the incoming FM square signal, Figure 3.21 and this resulting signal is representative for the FM capacitance signal, thus the demodulated FM signal. Figure 3.19 shows the DPLL which got used to demodulate the FM signal. This DPLL is not all digital yet because a VCO got used instead of an NCO. The signal extracting function from the first version got replaced by Simulink blocks. Firstly, the demodulated signal LF\_out, Figure 3.22, gets through a moving average and after all the rising and falling edge gets detected. The divisor of the moving average should be a number of

$$L = 2^n | n\epsilon \mathbb{N} \tag{3.4}$$

to guarantee a right shift of a bit vector instead of a complicated division. Figure 3.23 shows the loop filter signal after the moving average. The Simulink Relay block, Figure 3.20, serves to filter some numerical disseminations of the rising/falling signal and to output a signal of +1 or -1 like in Figure 3.24. This sign signal serves as the input for the Signal Extracting

Matlab Function which is described at Listing 3.6. Because of the disseminations of the sign signal after the Relay Block the Matlab Function has a counter to guarantee a continuous rising of the demodulated FM signal. This counter produces a delay which gets compensated in the DPLL. This time compensation is described in the DPLL Chapter 2.5. A rising signal, rising == 1, produces an 1 and a falling signal, rising == -1, produces a 0 at the generated square signal sqr\_out of Figure 3.25. The code also includes the dpll\_en signal which gets 1 after around 0.2 seconds when the loop filter signal gets under -0.005 and this enables the DPLL and closes the control loop. Details about the start-up of the mirror and the closing of the control loop are findable at Chapter 2.5.

The result of the demodulated signal was good but after quantizing it became clear that the loop filter would need a lot of resources because the amount of fix bits has to be really high to work properly. Besides that the clock rate of the Chip has to be around 100 MHz to realize this FM-Demodulation method. So it was about to find a low resource working FM-Demodulator.



Figure 3.21: Incoming FM square Signal of FM-Demodulator 1st version



Figure 3.22: Loop Filter Signal of FM-Demodulator 1st version



Figure 3.23: Moving Average Signal of FM-Demodulator 1st version



Figure 3.24: Sign Signal after Relay Block of FM-Demodulator 1st version



Figure 3.25: Generated Square Signal of Matlab Function of FM-Demodulator 1st version

#### 3.2.2 FM-Demodulator 2nd version - Slope Detection Demodulator



Figure 3.26: Simulink model of FM-Demodulator 2nd version



Figure 3.27: Simulink Block Zero-Order Hold of FM-Demodulator 2nd version

	🚹 Block Parameters: Lowpass Filter		>
	Lowpass Filter		
	Design a FIR or IIR lowpass filter		
	Source code		
	Main Data Types		
	Parameters		
	Filter type:	FIR	•
Lowpass Lowpass Filter	Design minimum order filter		
	Passband edge frequency (Hz):	20e3	
	Stopband edge frequency (Hz):	50e3	
	Maximum passband ripple (dB):	0.1	
	Minimum stopband attenuation (dB):	50	
	□ Inherit sample rate from input		
	Input sample rate (Hz):	3e6	
			View Filter Response
	Simulate using: Code generation		•
	ОК ОК	Cancel	Help Apply

Figure 3.28: Simulink Block Lowpass of FM-Demodulator 2nd version

Block Parameters: Median Filter X Moving Filter		
Compute median over time using a sliding window Source code	1	Median
Parameters Window length: 300	•	Filter
Simulate using: Code generation -		Median Filter

Figure 3.29: Simulink Block Median Filter of FM-Demodulator 2nd version

```
\label{eq:function} [\texttt{sqr_out}, \texttt{ave_out}] = \texttt{fcn}(\texttt{LPF}, \texttt{ave_in})
 1
         global hold_U; % initial value hold_U = 0
 2
         T_tmp = hold_U;
 3
 4
         K = 1/16;
 5
         tmp_ave = K*LPF + (1-K)*ave_in;
 6
         if (tmp_ave < ave_in)
 8
              T_tmp = 1;
9
         end
10
         if (tmp_ave > ave_in) || (LPF <= 0)
11
              T_tmp = 0;
12
13
         end
         hold_U = T_tmp;
14
15
16
   sqr_out = T_tmp;
17
   ave_out = tmp_ave;
```

-)

Listing 3.7: MATLAB Function for Signal Extracting of FM-Demodulator 2nd version

The second version of the FM-Demodulator was a lowpass filter where the demodulated signal additionally got median filtered. For that the FM signal gets to a Sign Block at which the output is +1 for a positive, -1

for a negative and 0 for a 0 signal. Resumed the sinus FM signal becomes to a square signal from -1 to +1. This squared FM signal gets down sampled by the Zero-Order Hold Block at a frequency of 3 MHz, Figure 3.27 and these both blocks should represent an under-sampling ADC which transforms the signal from a higher to a lower frequency range like in Figure 3.30. The under-sampling principle is described at Chapter 2.4.2. The signal continues to the Detect Change Block where the output is a 1 when the value changes. So the under sampled square signal becomes to a rectangular pulse signal like in Figure 3.31. This pulse signal gets to the Lowpass Filter Block, Figure 3.28 and the resulting signal is a sinus similar signal which is finally the resulting FM demodulated signal like in Figure 3.32. To smooth the demodulated signal it gets filtered by a Median Filter Block, Figure 3.29 and this output signal, Figure 3.33, serves as an input of the Signal Extracting Matlab Function, Listing 3.7.

The Median Filter is a filter which replaces each value by the median of its surrounding values. The mathematical equation for a 2-dimensional array would be:

$$I'(u,v) \leftarrow median(I(u+i,v+j)|(i,j)\epsilon R)$$
(3.5)

The median of a sequence with 2n + 1 values  $a_i$  would be defined as

$$median(a_0, a_1, ..., a_n, ..., a_{2n}) = a_n \tag{3.6}$$

with a sorted sequence by  $a_i \leq a_{i+1}$ . For an even number of values the

median of a sequence would be the arithmetic average:

$$median(a_0, ..., a_{n-1}, a_n, ..., a_{2n-1}) = \frac{a_{n-1} + a_n}{2}$$
(3.7)

This filter is a good method to remove disturbances.[26]

The Signal Extracting Matlab Function includes, apart of the signal extracting and output square signal producing, a moving average part to smooth the input signal a second time. The functional principle of this function is to weight the input signal with  $\frac{1}{16}$  (6.25%) and the temporal average value with  $1 - \frac{1}{16}$  (93.75%). If the function detects a falling moving average T\_tmp, the output square signal, gets 1 unless the temporal average doesn't start to rise again. Figure 3.34 shows the generated square signal of the Matlab Function.

This first version was the easiest to find method for demodulating a signal and in the beginning of the thesis served to test the DPLL and the whole control loop. The reason why it didn't remain is because the used lowpass and median filter would cost too many resources at a final working digital chip.



Figure 3.30: Sampled FM Signal of FM-Demodulator 2nd version



Figure 3.31: Rectangular Pulse Signal of FM-Demodulator 2nd version



Figure 3.32: Signal after Lowpass Filter of FM-Demodulator 2nd version



Figure 3.33: Median Filtered Signal after Lowpass Filter of FM-Demodulator 2nd version



Figure 3.34: Generated Square Signal of FM-Demodulator 2nd version
#### 3.2.3 FM-Demodulator 3rd version



Figure 3.35: Simulink model of FM-Demodulator 3rd version



Figure 3.36: Simulink Block Convert to Square Wave



Figure 3.37: Simulink Block Zero-Order Hold

Block Parameters: Counter	×
Counter (mask) (link)	
Count up or down through a specified range of numbers. If you set the 'Count event' parameter to 'Free running', the block counts at a constant time interval. Otherwise, the block increments or decrements the counter each time a trigger event occurs at the Inc/Dec input port.	
Parameters	> 0
Count direction: Down	Compare     To Zoro1
Count event: Non-zero sample	· Io Zero I
Counter size: User defined	•
Maximum count:	•
4096	
Initial count:	Count Cot → In S/H
2048	Down on the state of the
Output: Count	Counter     Sample     Sample
Reset input	and Hold
Count data type: double	•
OK Cancel Help Appl	У

Figure 3.38: Simulink Block Counter

1 %% FM-Demodulator 3rd version
 2 % IIR moving average approximation
 3 L = 1024;

Listing 3.8: MATLAB Code for Moving Average

Block Parameters: Quantizer	×
Quantizer	
Discretize input at given interval.	
Parameters	
Quantization interval:	
1	
Treat as gain when linearizing	
OK Cancel Help Apply	
Quantizer	

Figure 3.39: Simulink Block Quantizer

The third and final version of the FM-Demodulator is the most simplest version of all three and it got used in the VHDL code for the control loop as well. A simple compare block, like in Figure 3.36, queries the incoming FM sinus signal if it is higher than 0 and produces an FM square signal from 0 to 1. This signal goes, like at the second version, to a Zero-Order Hold Block with an sample frequency of 6 MHz like shown in Figure 3.37. So the FM signal with a frequency range of 9 MHz to 10 MHz gets under-sampled to a lower frequency range of 2 MHz to 3 MHz. After this virtual, undersampling ADC the real FM-Demodulator starts. This FM-Demodulator works for a determined frequency range depending on the delay before the XOR block. In this case the delay block has a delay length of 3 and a sample frequency of 6 MHz. This means in effect that the delay is 500 ns what is equal to 2 MHz. The FM-Demodulator works for a frequency range of the half of the result of the delay starting from 0 to infinity. So the working ranges are 0 MHz to 1 MHz, 1 MHz to 2 MHz, 2 MHz to 3 MHz and so on. For that reason it is essential to ensure that the FM signal has a frequency from 9 MHz to 10 MHz like in Chapter 3.1 mentioned. The functionality of the XOR part of the FM-Demodulator is shown in the following three Figures. Figure 3.40 shows the XOR working for an input signal of 2 MHz.



Figure 3.40: XOR of the FM-Demodulator 3rd version for an input of 2 MHz





Figure 3.41: XOR of the FM-Demodulator 3rd version for an input of 2.5 MHz

Figure 3.40 shows the XOR working for an input signal of 3 MHz.



Figure 3.42: XOR of the FM-Demodulator 3rd version for an input of 3 MHz

The output of the XOR gets to the rising detection part where the XOR signal gets delayed and subtracted by the XOR signal. This resulting signal gets queried if it is higher than 0 and the result is a varying rectangular pulse signal like in Figure 3.43.

Now this rising signal serves as the input of the counter part to reproduce the frequency modulated signal. The Simulink Counter Block, Figure 3.38, works as follow: As long the Dec - Decrease - input has a value not equal to 0 the counter counts down from the initial value 2048. For this reason the rising signal gets inverted and connected to this input. The Rst - Reset - input resets the counter to the initial value when it gets a high and it is connected to the delayed rising signal. The counter counts down at each time step and gets reset after each rising pulse. This produces a signal like in Figure 3.44. To ensure a smooth and not triangular pulse signal a Sample and Hold Block takes place. The trigger input is the rising signal as well and this holds the value of the counter at rising impulse time as the output like in Figure 3.45. Like at the first FM-Demodulator a moving av-

erage gets used to smooth the signal. The representative FM demodulated signal, the output of the Sample and Hold Block, gets scaled and added to the scaled moving average signal. The result is the moving average signal like in Figure 3.46. To check the functionality of the FM-Demodulator at a chip similar behaviour the moving average signal gets quantized and produces a signal like in Figure 3.47. This signal serves as the input for the Signal Extracting Function which is described in the next Chapter 3.3.



Figure 3.43: Detected Positive-Rising Signal of FM-Demodulator 3rd version



Figure 3.44: Counter Signal of FM-Demodulator 3rd version



Figure 3.45: FM-Demodulated Signal of FM-Demodulator 3rd version



Figure 3.46: Moving-Average Signal of FM-Demodulator 3rd version



Figure 3.47: Quantized Moving-Average Signal of FM-Demodulator 3rd version

Figure 3.48 shows the functionality of the FM-Demodulator including its most important simulations and of the signal extracting part generated rectangular pulse signal sqr\_out.



3 Matlab-Simulink Model — 3.2 FM-Demodulation

All-Digital Control and Natural Frequency Tracking of Resonant, Electrostatic Comb Driven,

MEMS Scanning Mirrors

### 3.3 Signal Extracting



Figure 3.49: Simulink model of signal extracting

```
1 %% Signal Extracting
2 t_en = 0.22; % moment of closing the control loop
3
4 % initial values Data Store Memories
5 hold_U_initial = 0;
6 rising_initial = 1;
7 counter_initial = 0;
8 hold_en_initial = 0;
```

Listing 3.9: MATLAB Code for Signal Extracting

```
{\tt function} \ [\texttt{sqr_out}, \ \texttt{dpll_en}] \ = \texttt{fcn}(\texttt{sig_in}, \ \texttt{PLL_en_in})
1
          global counter;
\mathbf{2}
          global hold_U;
3
          global hold_en;
4
          global rising;
5
6
          if ((hold_U > 0) \& (hold_U < 300))
7
               hold_U = hold_U + 1;
8
          else
9
               hold_U = 0;
10
11
          end
```

```
12
        if ((sig_in > counter) \&\& (rising = 1))
13
             counter = sig_in;
14
        end
15
        if (((counter-sig_in) >= 10) && (rising == 1))
16
             rising = 0;
17
             counter = sig_i;
18
        end
19
        if ((sig_in < counter) \&\& (rising = 0))
20
             counter = sig_in;
21
        end
22
        if (((sig_in-counter) \ge 10) \&\& (rising == 0))
23
             rising = 1;
24
             counter = sig_i;
25
             hold_U = 1;
26
        end
27
28
        if ( PLL_en_in \ge 0.6)
29
             hold_en = 1;
30
        end
31
32
    if (hold_U \sim 0)
33
34
        sqr_out = 1;
35
   else
        sqr_out = 0;
36
   \operatorname{end}
37
   dpll_en = hold_en;
38
```

Listing 3.10: MATLAB Function Shaper and Inverter

The Signal Extracting part is the part of the control loop which extracts the incoming signal of Figure 3.47 and generates with the aid of the Matlab code of Listing 3.16 the rectangular pulse signal like in Figure 3.50. This signal serves as the reference signal for the DPLL like in Chapter 3.4 described.

The code works as follows: There are four variables to ensure the functionality of the code. Counter serves as a cache for the incoming quantized moving average signal. Hold\_U serves as a counter to produce the rectangular pulse signal for a time amount of 300 samples which are equal to  $3.5714 \ \mu$ s. Hold\_en serves as the signal to enable the DPLL and close the

control loop. Rising serves as a toggle to determine a rising or a falling of the incoming signal.

Lines 7 to 11 ensure the length of 300 samples of the rectangular pulse by counting up to 300 when the hold\_U gets 1 at line 30. At the lines 13 to 15 the counter variables saves the highest value of the incoming signal sig\_in at the rising mode. If the difference of the highest value of sig\_in to the actual value of sig\_in is higher or equal 10 then the falling mode starts by toggling the rising variable from 1 to 0 shown in lines 16 to 19. Also the counter variables saves the actual sig\_in value. Vice versa works the falling mode. At the lines 20 to 22 the lowest value of sig\_in gets saved at the counter. At the lines 23 to 27 the difference of the lowest point to the actual value gets checked to detect a rising mode. At positive detected rising state rising gets toggled from 0 to 1 again, counter caches the actual value of sig\_in and hold\_U gets set to 1 to start the rectangular pulse for the output. At the lines 29 to 31 the incoming signal PLL\_en\_in sets the variable hold\_en to 1 when its value is higher or equal to 0.6. This happens after 0.22 s like in Figure 3.49 shown. At the line 38 the enable signal gets forwarded to the output of the Matlab Function Block dpll\_en. At the lines 33 to 37 the output gets generated by querying the hold\_U of not equality to 0.



Figure 3.50: Signal-Extracted Signal sqr\_out of Signal Extracting

## 3.4 DPLL



Figure 3.51: Simulink model of DPLL

```
1 %% parameter for DPLL
2 fs_dpll = 4e6;
3 Ts_dpll = 1/fs_dpll;
4
5 % natural frequency and damping
```

```
wn_dpll = (2*pi*2*f_mir)/10;
6
   damp_dpll = 1;
\overline{7}
9 % hangover function initial values
  counter_initial = 0;
10
11 hold_sqr_initial = 0;
12
13 % PFD
14 Kd_dpll = 1;
15
16 % NCO
17 f_res_dpl1 = 0.5; \%[0.5Hz]
18 Ko_dpll = fs_dpll*pi;
19 L_dpll = ceil(log(fs_dpll/f_res_dpll)/log(2));
20
21 % loop filter
22 alpha_dpll = (wn_dpll*(wn_dpll*Ts_dpll+2*damp_dpll))/(Ko_dpll*Kd_dpll);
23 betha_dpll = -(wn_dpll*2*damp_dpll)/(Ko_dpll*Kd_dpll);
24 F_dpll_z = tf([alpha_dpll betha_dpll], [1 -1], Ts_dpll);
   [F_dpll_z_num, F_dpll_z_den] = tfdata(F_dpll_z);
25
26
27 % quantizing
   B_lf = round(-log2((alpha_dpll + betha_dpll)/10)); \% B_lf = 26
28
29
30 % shaper and inverter
31 % initial values
  address_initial = 0;
32
33
  inv_initial = 0;
34 % sigmoid shaper
  sh_size = 51;
35
36 \quad x_sh = 0:50;
   y_{sh} = sigmf(x_{sh}, [0.2 \ 25]);
37
38
39 % delay
40 delay_dpll = round (0.00006/Ts_dpll); % delay of 60\mu s
```

Listing 3.11: MATLAB Code for DPLL

This DPLL is an All Digital Phase-Locked Loop with a Hangover Function, a start-up ramp, a shaper and inverter and an additional delay to compensate the through the FM-Demodulation and signal extraction produced time delay. Listing 3.11 shows the used Matlab code to generate the DPLL. The sample frequency of 4 MHz, line 2, of the DPLL block is different to the whole loop with 84 MHz because this high sample frequency is

not needed any more with an input signal of about 4 kHz. To calculate the loop filter two constants have to get chosen. For the natural frequency of the DPLL a tenth of the incoming frequency got chosen, line 6 and for the damping the value 1 like in line 7. The amount of delays gets calculated at line 40 with an delay of 60  $\mu$ s.

3.4.1 Hangover Function

```
function hangSqr_out = fcn(sqr_in, f_mir, Ts_dpll)
1
        global counter; \% initial value counter = 0
2
        global hold_sqr; % initial value hold_sqr = 0
3
4
        maxCnt = round(((1/(2*f_mir))/4)/Ts_dpll);
5
        if (counter > 0 && counter < maxCnt)
6
            counter = counter + 1;
        end
8
        if (counter == maxCnt)
9
            counter = 0;
10
11
        end
        if (hold_sqr \sim sqr_in \&\& counter = 0)
12
13
            counter = 1;
14
            hold_sqr = sqr_in;
        end
15
16
   hangSqr_out = hold_sqr;
17
```

Listing 3.12: MATLAB Function Hangover

The Matlab Function Hangover of Listing 3.12 serves to ignore disseminations produced by signal extracting process when a white noise gets overlapped to the FM signal at the beginning. It works as follows: When the incoming reference signal of Figure 3.50 gets to the DPLL the output of the Hangover function is 1 for a period of 25% of 4 kHz like in line 5 calculated. After this time it can be changed to 0 again. Figure 3.52 shows the functionality of this function.



Figure 3.52: Functionality of the Hangover Function

Figure 3.53 is the output of the Hangover function after the input of Figure 3.50.



Figure 3.53: Hangovered Signal hangSqr\_out of Hangover Function



#### 3.4.2 Phase Frequency Detector and Loop Filter

Figure 3.54: Simulink model of PFD and LF



Figure 3.55: Simulink model of PFD



Figure 3.56: Simulink model of PFD Chart

The DPLL block has an additional Enable block to turn on and off the DPLL. At the start-up the DPLL is turned off to not calculate any wrong solutions. After the DPLL gets the enable signal from the signal extracting part the loop filter starts to calculate. Firstly the reference signal f\_rect\_ref gets compared with the from NCO produced and delayed signal NCO\_in. For that both signals get into the PFD block like in Figure 3.55 where a Chart block is included. This Chart block, Figure 3.56, works as follows: If both frequencies are in phase the output is 0. If the reference signal, ref = f\_rect\_ref, gets high the PFD changes his state to behind and produces a 1 at the output as long as the produced signal, var = NCO\_in, gets high too. The PFD changes his state to in phase again and produces a 0 at the output. If the var signal gets high first the PFD changes to the state ahead and produces a -1 at the output as long as the ref signal gets high too. [27] The output of the PFD goes to the loop filter where with aid of the before calculated loop filter variables the loop filter signal gets calculated. The

topology of the loop filter is described at Chapter 2.5. The Convert blocks make the signals to fix bit signals of 26 bits like in Listing 3.11 line 28 calculated.

Figure 3.58 shows the output of the PFD with the reference signal after the Hangover function, Figure 3.53 and the produced signal of Figure 3.57 which is connected to the NCO\_in input. This PFD output produces an output like in Figure 3.59. At this figure it is shown that the loop filter has to be at a value close to 300  $\mu$  to be in phase and ensure a frequency of around 4 kHz.



Figure 3.57: Inverted Delayed and Synchronized Signal f\_rect\_syn of DPLL



Figure 3.58: Phase Frequency Detector Signal PFD\_out of DPLL



Figure 3.59: Loop Filter Signal LF\_out of DPLL

#### 3.4.3 Numerically Controlled Oscillator



Figure 3.60: Simulink model of NCO



Figure 3.61: Simulink model of To Offset Frequency

```
1 function y = fcn(u, L_dpll)
2 if (u > ((2^L_dpll)-1))
3 y = u - 2^L_dpll;
4 else
5 y = u;
6 end
```



```
1 function y = fcn(u, L_dpll)
2 if (u > (2^(L_dpll-1)))
3 y = 1;
4 else
5 y = 0;
6 end
```

Listing 3.14: MATLAB Function Get MSB

The input of the NCO, ctrl, gets either connected to the loop filter output or to the ramp\_in until the DPLL gets enabled. The ramp input is described at

Chapter 3.5. This incoming signal serves as a control word and goes to the To Offset Freq Block, Figure 3.61, where it gets multiplied by a translating factor to change the output frequency of the NCO. The output of this block, inc, is the summation of this signal plus an offset frequency of 2<sup>\*</sup>f\_mir which is equal to 4 kHz. This offset frequency, which is approximately the expected output frequency, is necessary to keep the loop filter control signal low. The output of the To Offset Freq block gets to the Matlab accu Function after being added to the previous step result of the accu Function. This function is described at Listing 3.13 as follows: If the value of the input is higher than the size of the accumulator minus one then the result is the value of the input minus the size of the accumulator. Otherwise the output is the input. The size of the accumulator is two to the power of L<sub>dpll</sub>, which is the amount of bits of the accumulator and declared at Listing 3.11 at line 19. Line 17 declares the resolution of the NCO which is 0.5 Hz. This resulting signal gets delayed and to the input port u of the Matlab Function get MSB - Most Significant Bit. Listing 3.14 describes this function as follows: If the value of the input signal is higher than two to the power of open bracket L<sub>-</sub>dpll minus one, close bracket, the output value is one and otherwise it is zero. In summary if the input value is higher than half of the size of the accumulator the output is one. Figure 3.62 shows the output of the NCO with an input of the loop filter of Figure 3.59.



Figure 3.62: Numerically Controlled Oscillator Signal NCO\_out of DPLL

#### 3.4.4 Shaper and Inverter



Figure 3.63: Simulink model of Shaper and Inverter

```
1 function [shape_out, inv_out] = fcn(NCO_in, sh_size)
2 global address;
3 global inv;
4
5 if ((NCO_in == 1) && (address ~= sh_size))
```

```
address = address + 1;
 6
            inv = 0;
 7
        elseif ((NCO_in == 0) && (address \sim = 0))
 8
            address = address - 1;
 9
            inv = 1;
10
        end
11
12
        shape_out = address;
13
14
        inv_out = inv;
```

Listing 3.15: MATLAB Function Shaper and Inverter

The Shaper and Inverter block has two tasks to accomplish. The first task is to shape the output of the NCO to get a sigmoid similar output signal instead of a rectangular pulse signal. This happens by aid of the MATLAB Function Shaper and Inverter which is described at Listing 3.16 as follows: If the input of the function, NCO\_in, is equal to 1 and temporal address not equal to the shaper size, sh\_size, then the temporal address gets counted up by 1. The shaper size is set at Listing 3.11 at line 35 to 51.

The first output of the Matlab Function is the value of the address which is connected to the port shape\_out. Vice versa the address gets counted down by one if the input NCO\_in is equal to 0 and the address is not equal to 0. To summarize, if the input NCO\_in gets 1 the output is a number between 1 and 51 which gets counted up at each time step and if the input NCO\_in gets 0 then the output is a number between 50 and 0 which gets lower at each time step. This output goes to the Lookup Table which includes the form of a sigmoid like in Figure 3.64 and is defined at Listing 3.11 at the lines of 35 to 37. The resulting shaped signal goes to the output shape\_out and continues to a multiplier for the voltage which is connected to the analog part and the mirror.

The second output of the Matlab Function is the inverted signal of the NCO

output. So if the NCO\_in is 1 then the inv\_out is 0 and vice versa. This also happens in the before mentioned Listing of the Shaper and Inverter. The reason why an inverted signal is needed is because the signal extracting part creates a rectangular pulse when the mirror crosses the 0° angle but at this point the voltage has to be turned off. Beside that fact the whole control loop needs time so an additional delay is connected between the inverted output and the PFD. Figure 3.65 shows the shaped output signal and Figure 3.57 is the inverted and delayed signal of this signal which gets compared with the signal extracted signal by the PFD. To summarize this knowledge, the DPLL always tries to synchronize the 2 signals. So if the produced second input of the PFD is a delayed signal then the produced signal is ahead the from outside coming signal and if the produced second input of the PFD is an inverted signal then the signal before the inverting is the same signal just the opposite way around.



Figure 3.64: Lookup Table of Shaper



Figure 3.65: Shaped Output Signal shape\_out of DPLL

### 3.5 Start-up Simulation

The start-up simulation has two decisive factors: First of all the start-up frequency ramp which has to start from a higher frequency and has to drop with a certain speed and the second factor is the time of enabling the DPLL and closing the control loop.

Start-up frequency ramp: The mirror needs to start-up, beginning with a higher frequency than its resonance frequency and dropping in a certain speed to its resonance frequency. This is caused through the non-linearity of the mirror which is described by the Duffing equation in Chapter 2.2. To create the ramp\_in variable from the DPLL of Figure 3.51 which is connected to the Switch block and continues to the NCO when the DPLL is not enabled a Simulink model, like in Figure 3.66, got created. This model contains a Ramp, Zero-Order Hold and To File block. The Ramp block is defined by the lines 2 and 3 at Listing 3.16. The initial output is  $\frac{3}{4990}$  which is equal to 1200 Hz. But because the NCO has an offset of 4000 Hz this results to an initial output of 5200 Hz. The slope is  $\frac{-8}{4990}$ 

which is equal to a drop of  $3 \frac{Hz}{ms}$ . At simulation start the ramp has to be loaded to workspace from file like at line 6. Lines 9 to 12 make the ramp to a fix-32-bit variable.

```
1 %% parameter for ramp
   init_out_ramp = 3/4990; %[5.2kHz -> 1/4990=400Hz]
2
   slope_ramp = -8/4990; %[0-400ms -> 5.2-4kHz; -300Hz/100ms]
3
4
   \% load ramp_in from file
5
   load ramp_in.mat;
6
7
   % convert ramp_in to fix 32 bit
8
   ramp_in_fix32 = ramp_in;
9
   \texttt{ramp_in_fix32.data} = \texttt{fi}(\texttt{ramp_in.data}, 1, 32, 31);
10
   ramp_in_fix32_bin = cellstr(bin(ramp_in_fix32.data));
11
12 ramp_in = ramp_in_fix32_bin;
```

Listing 3.16: MATLAB Function Shaper and Inverter



Figure 3.66: Simulink model of Ramp to File

Time of enabling the DPLL: The time of enabling the DPLL has two decisive factors as well. The one is the previous mentioned frequency ramp because this is the decisive factor how fast the mirror gets to the desired resonance frequency and how big the amplitude of the mirror movement at a certain time is. Also the mirror movement starts to break after the ramp passes a certain frequency of about 4300 Hz. The second factor is the signal extracting part. To close the loop the signal extraction has to work in a proper way to ensure a correctly generated rectangular pulse signal. For that reason the amplitude of the mirror has to be high enough to guarantee a significant difference between the highest and lowest produced FM signal. Also if a white noise overlaps the FM signal the difference between these two frequencies even has to be higher to detect the rising and falling states of the signal.

Figure 3.67 shows the ramp simulation with the red vertical line at 0.22 s which highlights the time of enabling the DPLL. At this time the ramp produces with aid of the NCO and its offset a frequency of around 4500 Hz.

At Figure 3.68 the mirror movement of the whole simulation is demonstrated. The mirror starts at an angle of around 10° with an incoming frequency of 5200 Hz. The angle drops in the first 50 ms and starts to grow and to get stable afterwards again. After 0.22 s, when the control loop gets closed, the DPLL needs a few milliseconds to catch the mirror and to stabilize it again. After that the mirror controls itself to its resonant frequency and to its maximum amplitude. The whole start-up from begin of the ramp until the DPLL works stable and the mirror is at its maximum takes around 250 ms.



Figure 3.67: Ramp Signal ramp\_in of DPLL



Figure 3.68: Start-up Simulation of MEMS-Mirror

All-Digital Control and Natural Frequency Tracking of Resonant, Electrostatic Comb Driven,

MEMS Scanning Mirrors

# 3.6 Error Dependency



Figure 3.69: Simulink model of Analog Part and White Noise



Listing 3.17: MATLAB Code for White Noise

This chapter deals with the topic how the control loop works with an overlapping white noise and how small the SNR is allowed to be to guarantee a proper working control loop. At Listing 3.17 the noise power gets calculated and this value is included at the Simulink Block Band-Limited White Noise of Figure 3.69. Figure 3.70 shows the simulation of the angle of the mirror with a SNR of 25 dB. A zoom, around the DPLL enabling time of 0.22 s, of this simulation is shown at Figure 3.71. It is visible that the signal extracting output sqr\_out has some incorrect impulses which get filtered by the hangover function of the DPLL. So the mirror can still work properly.

At a SNR of 20 dB the control loop doesn't work correctly any more and the mirror can't swing to its resonance frequency like shown in Figure 3.72. The zoom of this simulation, Figure 3.73 shows some more incorrectly produced impulses of the signal extracting part with which the control loop can't catch the mirror and isn't able to bring it to its resonance frequency.









3 Matlab-Simulink Model — 3.6 Error Dependency
# VHDL and Synthesis

This chapter is about the VHDL code for the whole control loop of the MEMS mirror. For that reason a testbench got created which should behave like the Matlab Simulink Model. The following written code is synthesis-able to simulate it and afterwards, to try it on an FPGA board.

#### 4.1 RTL Code

#### 4.1.1 Testbench

The testbench, Listing 4.1, is at the same time the top level of the simulation. This is because the control loop is a closed loop and doesn't need any input values from outside. The entity is therefore empty like in the lines 13 to 15 shown.

At the begin of the architecture all the chosen and calculated constants are declared at the lines 13 to 41. The signals declarations to connect between components or to observe at simulation are declared from line 43 to 62. From the line 64 until the line 146 are the components declared. From the line 149 the instances of the components start until line 234. The lines 236 and 237 declare a voltage at the voltage signal u\_s, which is connected to the mirror component, if the PLL generated square signal f\_s is 1 and otherwise u\_s is 0. The clock process, line 240 to 246, generates a clock signal for the clock period of the variable clk\_period. To reset the whole simulation the reset process, lines 248 to 254, sends a negative reset signal for the first millisecond and changes to 1 afterwards. The PLL process, lines 256 to 262, enables the PLL after 220 ms like at the Matlab Simulink Model.

```
1 --- ! use standard library
2 library IEEE;
   ---! use logic elements
      use IEEE.std_logic_1164.all;
    ---! use numeric
\mathbf{5}
      use IEEE.numeric_std.all;
6
7
   entity mems_ctrl_tb is
8
9
10
   end mems_ctrl_tb;
11
   architecture rtl of mems_ctrl_tb is
12
     --- constants
13
     ---Clock period definitions
14
     constant F_CLK : integer := 84_000_000; -- 84 MHz
15
     constant clk_period : time := 1 sec / F_CLK;
16
17
     --mirror
     constant voltage : real := 50.0; -- 50 V
18
     --FM-Demodulation
19
      constant counter_NBits : integer := 13;
20
21
      constant delay_FM_DM : integer := 42; -- 500 ns
      constant counter_init : integer := 2047; -- 2<sup>counter_NBits</sup> - 1
22
```

```
--moving average
23
     constant mv_avrg_L_NBits : integer := 9;
24
     constant mv_avrg_NBits : integer := counter_NBits + 2*mv_avrg_L_NBits + 1;
25
     --- signal extracting
26
     constant threshold : integer := 2000000;
27
     constant sqr_hold_NBits : integer := 5;
28
     --clk divider
29
     constant CLK_DIV_CNT_NBits : integer := 5; -- 2^5 = 32
30
     constant CLK_DIV : integer := 21; -- 84 MHz to 4 MHz
31
     --DPLL and ramp
32
     constant DPLL_NBits : integer := 32;
33
     constant DPLL_L : integer := 23;
34
35
     constant offset_cw : integer := 8389; --- round(2*f_mir*2^L_dpll*Ts_dpll) = ↔
           2 * 2000 * 2^2 3 * 2.500000000000000 = -07
     constant delay : integer := 10;
36
     constant invert : boolean := true;
37
     constant alpha : signed(31 downto 0) := "0000000000011010001110001111111"; ↔
38
          -- 4.001256637061436e-04, signed fixed point
     constant beta : signed (31 downto 0) := "0000000000011010001101101110001"; ↔
39
          constant HANG_CNT_NBits : integer := 10;
40
     constant hang_max_cnt : integer := 256;
41
42
43
     ----signals
     --top
44
     signal clk_s
                           : std_ulogic;
45
     signal reset_n_s
                           : std_ulogic;
46
47
     ---mirror
     signal u_s
                           : real;
48
     signal fm_s
                           : std_ulogic;
49
     --FM-Demodulation
50
     signal dm_fm_s
                           : unsigned (counter_NBits -1 downto 0); -- counter_NBits -1
51
     --moving average
52
                           : unsigned (mv_avrg_NBits-1 downto 0); -- counter_NBits
     signal ave_s
53
     ----signal extracting
54
     signal f_sqr_s
                           : std_ulogic;
55
     --DPLL and ramp
56
     signal clk_4MHz_s
                           : std_ulogic;
57
     signal ramp_s
                           : signed (DPLL_NBits-1 downto 0);
58
     signal pll_en_s
                           : std_ulogic;
59
     signal f_s
                           : std_ulogic;
60
     signal angle_s
                           : real;
61
62
     signal capacitance_s : real;
63
     component clk_divider
64
65
       generic (CNT_NBits : positive;
66
                CLK_DIV
                          : positive);
67
       port (
```

```
clk_i
                               : in std_ulogic;
68
                               : in std_ulogic;
69
           reset_n_i
           div_clk_o
                               : out std_ulogic
70
        );
71
      end component;
72
73
      component mirror_first_test
74
         port (
75
           U_in
76
                               : in real;
           C_out
                               : out real;
77
           0_out
                               : out real;
78
           FM_out
                               : out std_ulogic
79
      );
80
      end component;
81
82
      {\small component \ \tt fm\_demodulator}
83
         generic (delay_FM_DM
                                 : positive;
84
                   counter_init : positive;
85
                   counter_NBits : positive);
86
         port (
87
                               : in std_ulogic;
           clk_i
88
                               : in std_ulogic;
89
           reset_n_i
                               : in std_ulogic;
90
           FM_sqr_i
           DM_FM_o
                              : out unsigned (counter_NBits -1 downto 0)
91
92
        );
93
      end component;
94
95
      component mv_avrg
96
         generic (counter_NBits : positive;
                   mv_avrg_NBits : positive;
97
                   L_NBits
                                  : positive);
98
         port (
99
           clk_i
                               : in std_ulogic;
100
                               : in std_ulogic;
           reset_n_i
101
           dm_fm_i
                               : in unsigned (counter_NBits -1 downto 0);
102
           ave_o
                               : out unsigned (mv_avrg_NBits-1 downto 0)
103
104
        );
      end component;
105
106
      component c2sqr_algorithm
107
         generic (threshold
                                   : positive;
108
109
                   mv_avrg_NBits : positive;
                   sqr_hold_NBits : positive);
110
111
         port (
112
           clk_i
                               : in std_ulogic;
113
           reset_n_i
                               : in std_ulogic;
                               : in unsigned (mv_avrg_NBits -1 downto 0);
114
           ave_i
                               : out std_ulogic
           f_sqr_o
115
```

```
);
116
117
      end component;
118
119
      component ramp
         port (
120
           clk_i
                                : in std_ulogic;
121
                                : in std_ulogic;
           enable_i
122
                                : in std_ulogic;
123
           reset_n_i
                                : out signed (DPLL_NBits-1 downto 0)
124
           ramp_o
125
         );
126
       end component;
127
128
       component pll
         generic (DPLL_NBits
129
                                     : positive;
                   L
                                     : positive;
130
                   offset_cw
                                     : positive;
131
                                     : positive;
                    delay
132
                    invert
                                     : boolean;
133
                    alpha
                                     : signed (31 \text{ downto } 0);
134
                   beta
                                     : signed (31 \text{ downto } 0);
135
                   HANG_CNT_NBits : positive;
136
                                     : positive);
137
                   hang_max_cnt
138
         port (
           clk_i
                                 : in std_ulogic;
139
           enable_i
                                : in std_ulogic;
140
           reset_n_i
                                : in std_ulogic;
141
142
           ramp_i
                                : in signed (DPLL_NBits-1 downto 0);
143
           f_ref_i
                                : in std_ulogic;
144
           f_o
                                : out std_ulogic
145
         );
      end component;
146
147
    begin
148
       clk_4MHz_u : clk_divider
149
         generic map (
150
           CNT_NBits
                           => CLK_DIV_CNT_NBits ,
151
           CLK_DIV
                           => CLK_DIV
152
153
         )
         port map (
154
           clk_i
                           => clk_s,
155
           reset_n_i
                           => reset_n_s ,
156
           div_clk_o
157
                           => clk_4MHz_s
158
         );
159
160
       mirror_fm_u : mirror_first_test
161
         port map (
162
           U_in
                           => u_s.
163
           C_out
                           \Longrightarrow capacitance_s,
```

```
0_out
164
                            => angle_s ,
            FM_out
165
                            => fm_s
       );
166
167
       fm_demodulator_u : fm_demodulator
168
         generic map (
169
            delay_FM_DM
                            => delay_FM_DM ,
170
            counter_init => counter_init ,
171
            counter_NBits => counter_NBits
172
173
         )
174
         port map (
            clk_i
                            => clk_s,
175
176
            reset_n_i
                            => reset_n_s ,
            FM_sqr_i
                            => fm_s,
177
            DM_FM_o
                            = dm_fm_s
178
         );
179
180
       mv_avrg_u : mv_avrg
181
         generic map (
182
            counter_NBits => counter_NBits ,
183
            mv_avrg_NBits => mv_avrg_NBits ,
184
            L_NBits
                           => mv_avrg_L_NBits
185
186
         )
         port map (
187
            clk_i
188
                            => clk_s,
189
            reset_n_i
                            => reset_n_s ,
190
            dm_fm_i
                            \implies dm_fm_s,
191
            ave_o
                            => ave_s
192
         );
193
       c2sqr_algorithm_u : c2sqr_algorithm
194
         generic map (
195
            threshold
                             \Rightarrow threshold,
196
            mv_avrg_NBits => mv_avrg_NBits ,
197
            sqr_hold_NBits => sqr_hold_NBits
198
         )
199
         port map (
200
            clk_i
                            => clk_s,
201
                            \Rightarrow reset_n_s,
            reset_n_i
202
            ave_i
                            \Rightarrow ave_s,
203
            f_sqr_o
                            => f_sqr_s
204
205
         );
206
207
       ramp_u : ramp
         port map (
208
209
            clk_i
                            \Rightarrow clk_4MHz_s,
            enable_i
210
                            => pll_en_s ,
211
                            \Rightarrow reset_n_s,
            reset_n_i
```

```
=> ramp_s
212
            ramp_o
213
         );
214
       pll_u : pll
215
          generic map (
216
            DPLL_NBits
                              => DPLL_NBits ,
217
            L
                              => DPLL_L ,
218
                              => offset_cw,
219
            offset_cw
                              \Longrightarrow delay,
220
            delay
221
            invert
                              => invert,
222
            alpha
                              \Rightarrow alpha,
223
            beta
                              \Longrightarrow beta,
224
            HANG_CNT_NBits \implies HANG_CNT_NBits,
225
            hang_max_cnt => hang_max_cnt
          )
226
          port map (
227
            clk_i
                             \implies clk_4MHz_s,
228
            enable_i
                             => pll_en_s ,
229
            reset_n_i
                             => reset_n_s ,
230
            ramp_i
                             \Rightarrow ramp_s,
231
            f_ref_i
                             \Rightarrow f_sqr_s,
232
            f_o
                             => f_s
233
234
          );
235
       u_s <= voltage when f_s = '1' else
236
                0.0;
237
238
239
        ---processes
240
       clk_process: process
       begin
241
         clk_s <= '0';
242
         wait for clk_period/2;
243
         clk_s <= '1';
244
          wait for clk_period/2;
245
       end process;
246
247
       rst_process: process
248
       begin
249
         reset_n_s \ll '0';
250
         wait for 1 ms;
251
         \texttt{reset_n_s} \ <= \ \texttt{'1'};
252
253
          wait;
254
       end process;
255
256
       pll_process: process
257
       begin
         pll_en_s <= '0';
258
          wait for 220 ms;
259
```

```
260 pll_en_s <= '1';
261 wait;
262 end process;
263 end rtl;
```

Listing 4.1: VHDL MEMS CONTROL TESTBENCH

The clock divider, Listing 4.2 is the component which divides the clock to a clock of common multiple. For that reason the clock divider has two parameters. One to declare the dividend, CLK\_DIV at line 10 and the second to declare the amount of bits to represent this dividend, CNT\_NBits at line 9. At Line 12 the incoming clock, clk\_i, at line 13 the incoming negative reset, reset\_n\_i and at line 14 the outgoing clock, div\_clk\_o, get declared. At the lines 19 to 21 the intern signals get declared. Cnt\_s is a counter, clk\_s the temporally produced clock and next\_start the boolean value to ensure the clock divider always starts at a falling edge of the incoming clock independent of the reset. This guarantees the proper work of it. At the process, from line 24, all signals get reset from line 27 to line 29. Line 30 begins the process for each event, falling or rising, of the clock. To ensure the correct start of the clock divider the next\_start boolean has to be set first at a falling clock event, lines 31 and 32. At the next event, rising clock, the counter starts to count, lines 36 and 37, until it reaches the proposed dividend, toggles the temporal clock signal and resets the counter again, lines 33 to 35. This temporal clock signal is connected to the output div\_clk\_o, line 42.

```
    1 ---!use standard library
    2 library IEEE;
```

```
3 ---! use logic elements
```

```
4 use IEEE.std_logic_1164.all;
```

```
5 ---! use numeric
```

```
use IEEE.numeric_std.all;
6
7
   entity clk_divider is
8
      generic (CNT_NBits : positive;
9
               CLK_DIV : positive);
10
     port (
11
       clk_i
                     : in std_ulogic;
12
                   : in std_ulogic;
       reset_n_i
13
       div_clk_o : out std_ulogic
14
     );
15
   end clk_divider;
16
17
   architecture rtl of clk_divider is
18
                             : unsigned (CNT_NBits-1 downto 0);
19
     signal cnt_s
     signal clk_s
                             : std_ulogic;
20
     signal next_start
                            : boolean;
21
22
23 begin
     CLK_DIV_proc: process(clk_i, reset_n_i)
24
     begin
25
        if (reset_n_i = '0') then
26
          cnt_s \ll (others \implies '0');
27
          clk_s <= '0';
28
          next_start <= false;</pre>
29
        elsif (clk_i'event) then
30
          if (next_start = false and clk_i = '0') then
31
            next_start <= true;</pre>
32
          elsif ((cnt_s = (CLK_DIV - 1)) and (next_start = true)) then
33
34
            clk_s <= not clk_s;</pre>
            cnt_s \ll (others \implies '0');
35
          elsif (next_start = true) then
36
            cnt_s <= cnt_s + 1;
37
          end if;
38
        end if;
39
     end process;
40
41
     div_clk_o <= clk_s;
42
43 end rtl;
```

Listing 4.2: VHDL CLOCK DIVIDER

#### 4.1.2 Analog Part

Because the analog part is the real part of the mirror, including its frequency modulation, this part got translated from Matlab to a SystemC

model and inbound in a mixed signal simulation. For that reason the code isn't demonstrated in this chapter.

#### 4.1.3 FM-Demodulation

The VHDL FM-Demodulator is exactly the same FM-Demodulator 3rd version of the Matlab Simulink Chapter 3.2.3 and is described in detail in this chapter.

The lines 9 to 11 declare the parameter for the size of the delay of the FM signal before the XOR, delay\_FM\_DM, the parameter for the initial value of the counter, counter\_init and the parameter counter\_NBits which declares the amount of bits to represent the counter and sample and hold value which is the demodulated FM signal output at the same time. The FM-Demodulator has a clock, negative reset and FM signal input, as well a FM demodulated signal output, lines 13 to 16. The signals between the parts of the FM-Demodulator are declared at the lines 21 to 26.

The reset sets all signals to 0 and the counter to its initial value, lines 31 to 36. The FM-Demodulating process starts at each rising edge of the clock, line 37. The delay\_shift at line 38 shifts the vector at each step and adds the incoming FM\_sqr\_i bit. At line 39 xor\_delayed\_s gets set to xor\_s to delay the XOR signal for one step. If the delayed XOR signal is 0 and the actual one is 1 then a rising is detected and rise\_delayed\_s gets set to 1 and the sample and hold value gets set to the actual counter value, lines 40 to 42. Otherwise rise\_delayed\_s is 0, line 44. If the previous step detected a rising the counter gets reset to the initial value again, lines 46 and 47. Otherwise the counter drops one step, lines 49 to 53. Line 58 is a continuous XOR of the incoming FM and the delayed FM signal. Line 59

connects the sample and hold signal with the demodulated FM output.

```
---!use standard library
2 library IEEE;
3 --- ! use logic elements
     use IEEE.std_logic_1164.all;
4
   ---! use aritmetics
     use IEEE.numeric_std.all;
6
7
   entity fm_demodulator is
8
     generic (delay_FM_DM : positive;
9
               counter_init : positive;
10
               counter_NBits : positive);
11
12
     port (
                      : in std_ulogic;
       clk_i
13
                     : in std_ulogic;
       reset_n_i
14
                     : in std_ulogic;
15
       FM_sqr_i
       DM_FM_o
                     : out unsigned (counter_NBits -1 downto 0)
16
17
     );
   end fm_demodulator;
18
19
   architecture rtl of fm_demodulator is
20
21
     signal delay_shift
                            : std_ulogic_vector(delay_FM_DM-1 downto 0);
     signal xor_s
                            : std_ulogic;
22
     signal xor_delayed_s : std_ulogic;
23
     signal rise_delayed_s : std_ulogic;
24
     signal counter_s
                            : unsigned (counter_NBits-1 downto 0);
25
     signal sh_s
                            : unsigned (counter_NBits -1 downto 0);
26
27
   begin
28
     FM_DM_proc: process(clk_i, reset_n_i)
29
     begin
30
       if (reset_n_i = '0') then
31
          delay_shift
                       <= (others => '0');
32
          xor_delayed_s <= '0';
33
          rise_delayed_s <= '0';</pre>
34
                        <= to_unsigned(counter_init, counter_NBits);</pre>
          counter_s
35
                         <= (others => '0');
          sh_s
36
        elsif (clk_i'event and clk_i = '1') then
37
          delay_shift
                       <= delay_shift((delay_FM_DM - 2) downto 0) & FM_sqr_i;
38
          xor_delayed_s <= xor_s;</pre>
39
          if (xor_s = '1' and xor_delayed_s = '0') then
40
           rise_delayed_s <= '1';
41
            sh_s
                           \leq = counter_s;
42
          else
43
            rise_delayed_s <= '0';</pre>
44
```

```
end if;
45
           if (rise_delayed_s = '1') then
46
             counter_s <= to_unsigned(counter_init, counter_NBits);</pre>
47
           else
48
             if (counter_s = (counter_s'range \Rightarrow '0')) then
49
               counter_s \ll (others \implies '1');
50
             else
51
               counter_s <= counter_s - 1;</pre>
52
53
             end if;
           end if;
54
        end if;
55
      end process;
56
57
               <= FM_sqr_i xor delay_shift(delay_shift'high);</pre>
      xor_s
58
      DM_FM_o \ll sh_s;
59
60
   end rtl;
```

Listing 4.3: VHDL FM-Demodulator

The moving average, Listing 4.4 smooths the FM demodulated signal. The parameter counter\_NBits, line 9, declares the amount of bits for the incoming signal, dm\_fm\_i, the parameter mv\_avrg\_NBits, line 10, declares the amount of bits of the moving average and the scaled incoming signal and the parameter L\_NBits, line 11, declares the amount of bits for the scaling. The inputs, lines 13 to 15, are the clock, the negative reset and the FM demodulated signal. The output, line 16, is the moving average.

The two signals are the delayed and scaled moving average, line 21 and the summation of the two scaled signals, line 22, which is connected to the output.

At the reset, at line 28, the delayed moving average signal gets set to 0. At each positive clock cycle the delayed moving average gets set to the subtraction of the moving average and the scaled moving average, line 30. A right shift of a bit vector corresponds to a scaling with an integer of 2 to the power of X and X is an integer from 0 to infinite. At line 34 the incoming FM demodulated signal gets scaled and then resized to add it

to the delayed moving average signal where the result the moving average signal is.

```
1 --- ! use standard library
2 library IEEE;
3 --- ! use logic elements
     use IEEE.std_logic_1164.all;
4
5 --- ! use aritmetics
     use IEEE.numeric_std.all;
6
7
8
   entity mv_avrg is
     generic (counter_NBits : positive;
9
               mv_avrg_NBits : positive;
10
               L_NBits
                              : positive);
11
12
     port (
                         : in std_ulogic;
       clk_i
13
                        : in std_ulogic;
       reset_n_i
14
                        : in unsigned (counter_NBits -1 downto 0);
       dm_fm_i
15
       ave_o
                        : out unsigned (mv_avrg_NBits-1 downto 0)
16
     );
17
   end mv_avrg;
18
19
   architecture rtl of mv_avrg is
20
     signal delayed_s : unsigned(mv_avrg_NBits-1 downto 0);
21
     signal added_s : unsigned(mv_avrg_NBits-1 downto 0);
22
23
24
   begin
     mv_avrg_proc: process(clk_i, reset_n_i)
25
     begin
26
27
        if (reset_n_i = '0') then
          delayed_s
                       \langle = (\text{OTHERS} \Rightarrow '0');
28
        elsif (clk_i'event and clk_i = '1') then
29
                       <= added_s - shift_right(added_s, L_NBits);</pre>
          delayed_s
30
       end if;
31
     end process;
32
33
                        <= resize(shift_right(dm_fm_i & "00000000000000000", ~
34
     added s
           L_NBits), counter_NBits+1) + delayed_s;
     ave_o
                        \leq = added_s;
35
36 end rtl;
```

Listing 4.4: VHDL MOVING AVERAGE

#### 4.1.4 Signal Extracting

Listing 4.5 is about the signal extracting algorithm. Line 9 declares the parameter threshold which defines the difference between the maximum input value and the actual value to toggle from rising to falling state and the difference between the minimum input value and the actual value to toggle from falling to rising state, respectively. Lines 10 and 11 declare the amount of bits of the input signal and the outgoing signal in which this is the length of the high impulse of the output.

The inputs, lines 13 to 15, are the clock, the negative reset and the incoming moving average signal. The output, line 16, is the generated rectangular pulse signal with the sample length of sqr\_hold\_NBits.

The signal f\_sqr\_s, line 21, is used as a counter to count the sample time of the outgoing high impulse. Updown\_s, line 22, declares the falling and rising state and last\_val\_s, line 23, caches the last maximum and minimum value, respectively.

The reset, lines 28 to 31, sets all signals to 0 apart of last\_val\_s to a bit vector of ones. This is because the initial state is a falling incoming signal, so the last value has to be higher for the possibility to decrease it. At a rising clock signal, line 32, the real process takes place. The lines 33 to 37 describe the counter for the length of the outgoing high impulse. If the counter reaches its maximum value it gets reset to 0 again and if it is higher than 0 it gets counted up at each clock cycle. At the lines 38 and 39 the maximum incoming value gets cached at a rising signal state. At line 41 the change to a falling signal gets queried by checking if the cached maximum value is higher the actual value plus the threshold. If it is true

the state gets changed to falling, line 42 and the new cached value is the actual incoming value. The falling state, lines 45 to 52, works vice verse apart of line 51 in which the counter signal gets the value 1 to produce an rectangular impulse at the output. This happens with the aid of line 56 in which the counter signal gets queried if it is not equal 0 and if not the output is 1 until the counter is 0.

```
---!use standard library
  library IEEE;
\mathbf{2}
   ---! use logic elements
3
     use IEEE.std_logic_1164.all;
4
   ---! use aritmetics
     use IEEE.numeric_std.all;
6
7
   entity c2sqr_algorithm is
8
     generic (threshold
                               : positive;
9
               mv_avrg_NBits : positive;
10
               sqr_hold_NBits : positive);
11
12
     port (
       clk_i
                        : in std_ulogic;
13
                        : in std_ulogic;
       reset_n_i
14
       ave_i
                         : in unsigned (mv_avrg_NBits-1 downto 0);
15
       f_sqr_o
                        : out std_ulogic
16
17
     );
   end c2sqr_algorithm;
18
19
   architecture rtl of c2sqr_algorithm is
20
21
     signal f_sqr_s
                         : unsigned(sqr_hold_NBits-1 downto 0);
     signal updown_s : std_ulogic;
22
     signal last_val_s : unsigned(mv_avrg_NBits-1 downto 0);
23
24
25
   begin
     alg_proc: process(clk_i, reset_n_i)
26
     begin
27
        if (reset_n_i = '0') then
28
          f_sqr_s
                        <= (others => '0');
29
                        <= '0';
          updown_s
30
                        <= (last_val_s'range \Rightarrow '1');
31
          last_val_s
        elsif (clk_i'event and clk_i = '1') then
32
          if (f_sqr_s = (f_sqr_s'range \implies '1')) then
33
            f_sqr_s
                        <= (others \Rightarrow '0');
34
          elsif (f_sqr_s > 0) then
35
```

```
f_sqr_s
                         \leq f_sqr_s + 1;
36
          end if;
37
          if ((ave_i > last_val_s) and (updown_s = '1')) then
38
            last_val_s <= ave_i;</pre>
39
          end if;
40
          if ((last_val_s > (ave_i + threshold)) and (updown_s = '1')) then
41
                         <= '0';
            updown_s
42
            last_val_s <= ave_i;</pre>
43
44
          end if;
          if ((ave_i < last_val_s) and (updown_s = '0')) then
45
            last_val_s <= ave_i;</pre>
46
          end if;
47
          if ((ave_i > (last_val_s + threshold)) and (updown_s = '0')) then
48
                         <= '1';
            updown_s
49
            last_val_s <= ave_i;</pre>
50
                         <= to_unsigned(1, f_sqr_s'length);</pre>
51
            f_sqr_s
          end if;
52
        end if;
53
     end process;
54
55
                         <= '1' when f_sqr_s /= 0 else '0';
56
     f_sqr_o
57 end rtl;
```

Listing 4.5: VHDL SIGNAL EXTRACTING

#### 4.1.5 DPLL

The DPLL is included in Listing 4.6. The lines 9 to 17 declare the parameter DPLL\_NBits for the amount of bits of the signals, L the size of the accumulator of the NCO, offset\_cw the NCO offset control word, delay the size of the delay, invert the boolean to invert the signal or not, alpha and beta the loop filter constants and hang\_max\_cnt and HANG\_CNT\_NBits the length of the hangover counter and its amount of bits.

The inputs, lines 19 to 23, are the clock, the dpll enable, the reset, the incoming ramp signal for the start-up and the reference input frequency. The output, line 24, is the outgoing frequency.

The needed signal to connect in and between the processes and to connect between the in- and outputs are declared from the line 29 until the line

51. Hang\_s is the signal after and hang\_cnt the counter of the hangover. State\_s describes the status of the PFD with aid of the enumeration type pfd\_state\_t. The signals hang\_last\_s and delayed\_last\_s are the on clock cycle delayed signals after the hangover and the delay to query a falling or rising edge of these signals. Delayed\_state is the one clock cycle delayed state\_s. Alpha\_s and beta\_s are the signals after the loop filter constants and lf\_s and lf\_delayed are the loop filter output and delayed loop filter output, respectively. LF\_scaled is the loop filter signal converted for the NCO, cw\_added the signal after adding that signal to the offset control word offset\_cw, cw\_accu\_added the signal after adding those signals to the recycling accumulator signal accu\_delayed and nco\_s the output signal of the NCO which is connected to the output of the dpll. The signals delay\_shift and delayed\_s are signals which are compensating the produced time delay and the inversion of the output of the signal extracting part, respectively.

At the hangover process, lines 54 to 71, the reset sets the outgoing signal and the counter to 0. At rising edge of the clock, if the counter reaches hang\_max\_cnt, it gets set to 0 again, if the value is higher than 0 it gets counted up 1 and otherwise, if the outgoing signal is not equal to the incoming reference frequency signal, the counter gets the value 1 and the output gets the value of the input.

At the phase frequency detection process, lines 73 to 100, the reset sets the PFD-state to EQUAL and the delayed hangover signal and the delayed produced signal to 0. At rising edge of the clock, if the dpll is enabled, the real PFD process starts. To change from state EQUAL to UP the hangover signal has to change from last to actual value from 0 to 1 and delayed

produced signal has to have the value 0. To change to the state DOWN the delayed produced signal has to change from 0 to 1 and the hangover signal has to have the value 0. To change from state UP back to EQUAL the delayed produced signal has to have the value 1 and to change from state DOWN back to EQUAL the hangovered signal has to have the value 1. Lines 96 and 97 save their actual values to have the previous values at next step to detect rising or falling edges.

At the loop filter process, lines 102 to 113, the reset sets the delayed PFDstate to EQUAL and the delayed loop filter signal to 0. At rising edge of the clock, if the dpll is enabled, the PFD-state and the loop filter signal get saved to have their values at the next clock cycle. Lines 115 to 121 declare the continuous tasks of the loop filter. At the state UP and delayed state UP beta gets subtracted from alpha and added to the previous loop filter signal. At the state UP and delayed state DOWN alpha, beta and the previous of signal get added. At the state DOWN and delayed state UP alpha and beta get subtracted from the previous lf signal. At the state DOWN and delayed state DOWN alpha gets subtracted from beta and the previous lf signal get added. At the state EQUAL and delayed state UP and DOWN beta gets subtracted and added to the previous lf signal, respectively. At the state UP and DOWN and the delayed state EQUAL alpha gets added and subtracted of the previous lf signal, respectively. If both states are EQUAL the previous loop filter signal gets the actual loop filter signal.

At the numerically controlled oscillator process, lines 123 to 130, the reset sets the delayed accumulator signal to 0. At rising edge of the clock the accumulator signal gets saved to the delayed accumulator signal to have

its value at the next clock cycle. Lines 132 to 141 declare the continuous tasks of the NCO. First the loop filter signal gets scaled, by shifting left or right depending if the amount of bits of the signal is lower or higher than the accumulator size. Then the offset sontrol word gets added to the scaled loop filter signal or the incoming ramp signal depending on if the dpll is enabled or not. Afterwards the previous accumulator value gets added to that signal by additional respecting of an overlaps. In the end the NCO produces a 1 if the resulting value is bigger than the half of the maximum accumulator value. Otherwise it produces a 0.

At the phase locked loop process, lines 143 to 154, the reset sets the delay vector to 0. At rising edge of the clock, if the invert boolean is true, the delay vector gets shift for one position to the left and the new LSB is the inverted NCO output bit. If the invert boolean is false, the NCO output doesn't get inverted at setting as LSB. The MSB of the delay vector is continuously connected to delayed\_s signal, line 156, which is the second input of the PFD. Nco\_s is continuously connected to the DPLL output,  $f_{-0}$ .

```
-!use standard library
1
2 library IEEE;
    -! use logic elements
     use IEEE.std_logic_1164.all;
     -! use aritmetics
     use IEEE.numeric_std.all;
6
7
   entity pll is
8
     generic (DPLL_NBits
                                : positive := 32;
9
               L
                                : positive;
10
11
               offset_cw
                                : positive;
               delay
                                : positive;
12
               invert
                                : boolean;
13
               alpha
                                : signed (31 downto 0); ---IEEE 754
14
```

```
: signed (31 downto 0); ---IEEE 754
15
               beta
               HANG_CNT_NBits : positive;
16
               hang_max_cnt
                               : positive);
17
     port (
18
       clk_i
                         : in std_ulogic;
19
       enable_i
                        : in std_ulogic;
20
                         : in std_ulogic;
       reset_n_i
21
                        : in signed (DPLL_NBits -1 downto 0);
22
       ramp_i
                        : in std_ulogic;
23
       f_ref_i
       f_o
                        : out std_ulogic
24
     );
25
   end pll;
26
27
   architecture rtl of pll is
28
     ---HANGOVER_proc
29
     signal hang_s
                            : std_ulogic;
30
     signal hang_cnt
                             : unsigned (HANG_CNT_NBits -1 downto 0);
31
     ---PFD_proc
32
     type pfd_state_t is (UP, DOWN, EQUAL);
33
     signal state_s
                             : pfd_state_t;
34
     signal hang_last_s
                             : std_ulogic;
35
     signal delayed_last_s : std_ulogic;
36
     --LF_proc
37
     signal delayed_state : pfd_state_t;
38
     signal alpha_s
                             : signed(DPLL_NBits-1 downto 0);
39
     signal beta_s
                             : signed(DPLL_NBits-1 downto 0);
40
     signal lf_s
                             : signed (DPLL_NBits -1 downto 0);
41
42
     signal lf_delayed
                             : signed (DPLL_NBits-1 downto 0);
43
     ---NCO_proc
     signal lf_scaled
                             : signed(DPLL_NBits-1 downto 0);
44
                             : signed(DPLL_NBits downto 0);
     signal cw_added
45
     signal cw_accu_added : signed(DPLL_NBits+3 downto 0);
46
     signal accu_delayed
                            : signed(DPLL_NBits+3 downto 0);
47
     signal nco_s
                             : std_ulogic;
48
     ---PLL_proc
49
     signal delay_shift
                            : std_ulogic_vector(delay-1 downto 0);
50
     signal delayed_s
                            : std_ulogic;
51
52
   begin
53
     HANGOVER_proc: process(clk_i, reset_n_i)
54
55
     begin
        if (reset_n_i = '0') then
56
                        <= '0';
57
         hang_s
                        <= (others => '0');
         hang_cnt
58
        elsif (clk_i'event and clk_i = '1') then
59
60
          if (to_integer(hang_cnt) = hang_max_cnt) then
                        <= to_unsigned(0, HANG_CNT_NBits);</pre>
61
            hang_cnt
          elsif (to_integer(hang_cnt) > 0) then
62
```

```
63
             hang_cnt
                           <= hang_cnt + 1;
           else
64
             if (hang_s /= f_ref_i) then
65
                hang_cnt <= to_unsigned(1, HANG_CNT_NBits);</pre>
66
                           <= f_ref_i;
67
                hang_s
             end if;
68
           end if;
69
         end if;
70
71
      end process;
72
      PFD_proc: process(clk_i, reset_n_i)
73
      begin
74
75
         if (reset_n_i = '0') then
                            <= EQUAL;
76
           state_s
                            <= '0';
           hang_last_s
77
           delayed_last_s <= '0';
78
         elsif (clk_i'event and clk_i = '1') then
79
           if (enable_i = '1') then
80
             if (state_s = EQUAL) then
81
                if (hang_s = '1' and hang_last_s = '0' and delayed_s = '0') then
82
                  state_s <= UP;</pre>
83
                elsif (hang_s = '0' and delayed_s = '1' and delayed_last_s = '0') then
84
                  state_s <= DOWN;</pre>
85
                end if;
 86
             elsif (state_s = UP) then
 87
                if (delayed_s = '1') then
88
                  state_s <= EQUAL;
89
90
                end if;
91
             else
                if (hang_s = '1') then
92
                  state_s <= EQUAL;</pre>
93
                end if;
94
             end if;
95
             hang_last_s
                              \leq = hang_s;
96
             delayed_last_s <= delayed_s;</pre>
97
           end if;
98
         end if;
99
      end process;
100
101
      LF_proc: process(clk_i, reset_n_i)
102
       begin
103
104
         if (reset_n_i = '0') then
           {\tt delayed\_state} \ <= \ {\tt EQUAL} \ ;
105
           lf_delayed
                          <= (others \Rightarrow '0');
106
         elsif (clk_i'event and clk_i = '1') then
107
108
           if (enable_i = '1') then
             delayed_state <= state_s;</pre>
109
             lf_delayed <= lf_s;</pre>
110
```

All-Digital Control and Natural Frequency Tracking of Resonant, Electrostatic Comb Driven,

MEMS Scanning Mirrors

```
end if:
111
         end if;
112
       end process;
113
114
                             <= alpha when state_s = UP else
115
       alpha_s
                                 -alpha when state_s = DOWN else
116
                                 (others \implies '0'); -- conditional
117
                             <= -beta when delayed_state = UP else
118
       beta_s
                                 beta when delayed_state = DOWN else
119
                                 (others \implies '0'); -- conditional
120
121
       lf_s
                             <= (alpha_s + beta_s + lf_delayed);</pre>
122
123
       NCO_proc: process(clk_i, reset_n_i)
124
       begin
          if (reset_n_i = '0') then
125
            accu_delayed <= (others \Rightarrow '0');
126
          elsif (clk_i'event and clk_i = '1') then
127
            accu_delayed <= cw_accu_added;</pre>
128
         end if;
129
       end process;
130
131
                             <=-{\tt shift\_left}\left(-{\tt lf\_s}\;,\; {\tt L-DPLL\_NBits-1}\right) when DPLL_NBits <{\tt L} \leftrightarrow
132
       lf scaled
              and lf_s < 0 else
                                 shift_left(lf_s, L-DPLL_NBits-1) when DPLL_NBits < L else</pre>
133
                                 -\text{shift}_{right}(-\text{lf}_s, \text{DPLL}_{NBits}-L+1) when \text{lf}_s < 0 else
134
                                 shift_right(lf_s, DPLL_NBits-L+1);
135
       cw_added
                             <= resize(ramp_i, DPLL_NBits+1) + to_signed(offset_cw, \leftrightarrow
136
              DPLL_NBits+1) when enable_i = '0' else
137
                                 resize (lf_scaled, lf_scaled' length + 1) + \leftarrow
                                        to_signed(offset_cw, DPLL_NBits+1);
                             <= (cw_added + accu_delayed - 2**L) when (cw_added + \leftrightarrow
       cw_accu_added
138
              accu_delayed) > (2**L - 1) else
                                 (cw_added + accu_delayed);
139
                             <= '1' when cw_accu_added > (2**(L-1)) else
140
       nco_s
                                 '0';
141
142
143
       PLL_proc: process(clk_i, reset_n_i)
       begin
144
          if (reset_n_i = '0') then
145
            delay_shift \langle = (others \Rightarrow '0');
146
          elsif (clk_i'event and clk_i = '1') then
147
            if (invert = true) then
148
              \texttt{delay\_shift} \mathrel{<=} \texttt{delay\_shift} ((\texttt{delay}-2) \texttt{ downto } 0) \And \texttt{not } \texttt{nco\_s};
149
            else
150
               delay_shift \le delay_shift((delay-2) downto 0) \& nco_s;
151
152
            end if;
          end if;
153
       end process;
154
```

```
155
156 delayed_s <= delay_shift(delay_shift'high);
157 f_o <= nco_s;
158 end rtl;</pre>
```

Listing 4.6: VHDL DPLL

Listing 4.7 produces the ramp signal which is necessary for the mirror start-up. The inputs, lines 10 to 12, are the clock, the DPLL enable and the negative reset signal. The output, line 13, is the produced ramp.

The two, at the lines 18 and 19, declared signals are ramp\_s, which is connected to the output and ramp\_cnt, which is the counter to count the clock cycles to decrease the ramp for one step.

At the ramp process, lines 22 to 39, the reset sets the ramp signal to its initial value of 2517 which corresponds to a frequency of 5200 Hz if the offset control word gets added. The ramp counter gets set to 0. At rising edge of the clock, if the DPLL isn't enabled yet, ramp\_cnt gets increased by 1 until it reaches the value 398. Then ramp\_s gets decreased by 1 and the counter gets reset again. This corresponds a drop of 500 Hz each 100 ms.

```
1 --- ! use standard library
2 library IEEE;
   ---! use logic elements
     use IEEE.std_logic_1164.all;
   ---! use numeric
     use IEEE.numeric_std.all;
   entity ramp is
8
     port (
9
       clk_i
                         : in std_ulogic;
10
        enable_i
                         : in std_ulogic;
11
                         : in std_ulogic;
       reset_n_i
12
        ramp_o
                         : out signed (31 downto 0)
13
14
```

```
end ramp;
15
16
   architecture rtl of ramp is
17
      signal ramp_s
                           : signed (31 \text{ downto } 0);
18
                           : unsigned (8 downto 0); -- 2^9 = 512 -> 400 needed
19
      signal ramp_cnt
20
21
   begin
22
      ramp_process: process(clk_i, reset_n_i)
23
      begin
        if (reset_n_i = '0') then
24
                           <= to_signed (2517, 32); -- \leftrightarrow
25
          ramp_s
                 round ((ramp_start-cw_offset)*2^ L_dpll*Ts_dpll) = \Leftrightarrow
                 (5200 - 4000)Hz * 2^23 * 2.500000000000000 e - 07 = 2517
          -- round ((ramp_end-cw_offset) *2^L_dpll * Ts_dpll) = \Leftrightarrow
26
                 (200-4000)Hz*2^23*2.5000000000000000e-07 = -7969 after 1s \Rightarrow
                 -500Hz/100ms
          -- 2516 should be after 100ns -> each 400th step
27
                          \langle = (others \Rightarrow '0');
          ramp_cnt
28
        elsif (clk_i'event and clk_i = '1') then
29
           if (enable_i = '0') then
30
             if (ramp_cnt = 398) then
31
                          <= ramp_s - 1;
32
               ramp_s
               ramp_cnt \ll (others \implies '0');
33
34
             else
               ramp_cnt <= ramp_cnt + 1;
35
             end if;
36
          end if;
37
38
        end if;
39
      end process;
40
                           <= ramp_s;
41
      ramp_o
   end rtl;
42
```

Listing 4.7: VHDL RAMP

#### 4.2 Simulation

Figure 4.1 shows the simulation of the VHDL control loop. Figure 4.2 just shows the capacitance and the loop filter signal of the same simulation. With the aid of the capacitance lapse, which is analog to the angle lapse, it is shown that the mirror settles down to its resonance frequency and stays stable at it. The loop filter just corrects a few times and stays constant at

a certain value. This simulation is completely analogous to the MATLAB Simulink simulation and proves the functionality of the code.





## **5** Conclusion and Outlook

In this master's thesis an all digital closed control loop got developed to swing a MEMS Scanning Mirror to its resonance frequency and to keep it there. Some non-linear attitudes of the mirror got discussed and the reason why the start-up has to drop of a higher frequency than its resonance frequency is. Three common methods for FM-Demodulation got tested and a signal extracting algorithm got created. An All Digital PLL got developed by choosing such a damping and natural angular frequency value of it. The whole control loop got tested on its error dependency by downgrading the SNR of the FM signal with an overlapping white noise. Also a VHDL code with exactly the same behaviour as the MATLAB-Simulink Model got written to simulate the control loop in a testbench. The resume is that it is possible to control the MEMS Scanning Mirror in an all digital

way, though it is not the best method if resources are scarce. The best results were provided by the method which needs the most resources. In the range of this master's thesis no synthesis for the VHDL code could be done neither the FPGA implementation. Most of the time got used to implement the mathematical model of the MEMS Scanning Mirror and to find a proper FM demodulation. All in all the results are satisfying and new information of digital demodulation and All Digital PLLs are the benefits.

The outlook is to find a better way of mirror movement detection presumably by using an ADC and to use the developed All Digital PLL.

### Bibliography

- https://futurism.com/elon-musk-lidar-tech-autonomous-vehicles
   Visited on 2019/11/27.
- [2] https://www.blickfeld.com/de/lidar-fur-den-massenmarkt/ Visited on 2019/11/27.
- [3] https://www.springerprofessional.de/springerprofessional-de/lidarsensorik/4307788
   Visited on 2019/11/27.
- [4] https://www.bussgeldkatalog.org/lidar/ Visited on 2019/11/27.
- [5] https://ngin-mobility.com/artikel/welche-sensoren-gibt-es-im-autound-wofuer-sind-sie-da/ Visited on 2019/11/27.
- [6] https://eu.usatoday.com/story/tech/news/2016/08/16/ford-baidubet-150m-velodyne-laser-radar/88813028/ Visited on 2019/11/27.
- [7] https://en.wikipedia.org/wiki/Phased-array\_optics
   Visited on 2019/11/27.

- [8] Yoo, H.W., Druml, N., Brunner, D. et al. MEMS-based lidar for autonomous driving. Elektrotech. Inftech. 135, 408–415 (2018) doi:10.1007/s00502-018-0635-2
- [9] https://www.brandeins.de/magazine/brand-einswirtschaftsmagazin/2006/verkaufen/was-sind-eigentlich-mems Visited on 2019/11/27.
- [10] Karl KüpfmüllerWolfgang MathisAlbrecht Reibiger: Theoretische Elektrotechnik, Page 752, Formula 40.63, ISBN: 978-3-642-37940-6
- [11] Feynman, Leighton, Sands: The Feynman Lectures on Physics, Vol. II, Formula 8.15, ISBN: 978-0465024162
- [12] Ivana Kovacic, Michael J. Brennan: The Duffing Equation, Page 139, Formula 5.1.1, ISBN: 978-0-470-97786-6
- [13] Oliver Schwarzelbach: Entwicklung eines mikromechanischen Drehratensensorsystems mit nichtlinearemAnregungskonzept auf der Basis des am ISIT entwickelten PSM-X2-Prozesses, Page 61, https://core.ac.uk/download/pdf/56723694.pdf Visited on 2019/11/27.
- [14] https://elektroniktutor.de/signalkunde/fm.htmlVisited on 2019/11/27.
- [15] Tietze Schenk: Halbleiter-Schaltungstechnik, 16. Auflage, Page 1201, Chapter 21.4.2.3 Modulation, ISBN: 978-3662485538
- [16] Tietze Schenk: Halbleiter-Schaltungstechnik, 16. Auflage, Page 1204, Chapter 21.4.2.4.2 PLL-Demodulator, ISBN: 978-3662485538

- [17] Texas Instruments: WhyOversamplewhenUndersamplingcan do the Job?, https://www.ti.com/lit/an/slaa594a/slaa594a.pdf Visited on 2019/11/27.
- [18] https://elektroniktutor.de/signalkunde/fm\_demod.html
   Visited on 2019/11/27.
- [19] https://de.wikipedia.org/wiki/Koinzidenzdemodulator Visited on 2019/11/27.
- [20] https://www.mikrocontroller.net/articles/PLL Visited on 2019/11/27.
- [21] Floyd M. Gardner: Phaselock Techniques, Third Edition, ISBN: 978-0471430636
- [22] https://www.bigdata-insider.de/was-ist-matlab-a-789607/
   Visited on 2019/11/27.
- [23] https://www.bigdata-insider.de/was-ist-simulink-a-790857/
   Visited on 2019/11/27.
- [24] Markus Holisch: VHDL Grundlagen, https://www.informatik.uniulm.de/ni/Lehre/SS03/ProSemFPGA/VHDL-Grundlagen.pdf Visited on 2019/11/27.
- [25] Pong P. Chu: RTL Hardware Design using VHDL, ISBN: 978-0471720928
- [26] Wilhelm Burger, Mark James Burge: Digitale Bildverarbeitung, Eine algorithmische Einführung mit Java, 3. Auflage, Page 113, Chapter 5.4.2 Medianfilter, ISBN: 978-3-642-04604-9

[27] Karl Heinz Böhling, Dieter Schütt: Endliche Automaten II, ISBN: 978-3411007042