**Gerald Rescher, BSc** 

# Electrical characterization of SiC MOSFET interface properties

# **MASTER THESIS**

For obtaining the academic degree Diplom-Ingenieur

Master Programme of Technical Physics



## Graz University of Technology

Supervisor: Univ.-Prof. Peter Hadley Institute of Solid State Physics

Graz, March 2015



Deutsche Fassung: Beschluss der Curricula-Kommission für Bachelor-, Master- und Diplomstudien vom 10.11.2008 Genehmigung des Senates am 1.12.2008

### EIDESSTATTLICHE ERKLÄRUNG

Ich erkläre an Eides statt, dass ich die vorliegende Arbeit selbstständig verfasst, andere als die angegebenen Quellen/Hilfsmittel nicht benutzt, und die den benutzten Quellen wörtlich und inhaltlich entnommenen Stellen als solche kenntlich gemacht habe.

Graz, am .....

(Unterschrift)

Englische Fassung:

### STATUTORY DECLARATION

I declare that I have authored this thesis independently, that I have not used other than the declared sources / resources, and that I have explicitly marked all material which has been quoted either literally or by content from the used sources.

date

(signature)

# Kurzfassung

Silicium war für lange Zeit der Halbleiter der Wahl für Leistungselektronik. Halbleiter mit großer Bandlücke wie Siliciumcarbid (SiC) und Galliumnitrid (GaN) versprechen allerdings eine Steigerung der Performance von zukünftigen Leistungselektronikbauteilen. Sie ermöglichen den Betrieb bei höherer Temperatur, höherer Leistungsdichte, höherer Spannung und höherer Frequenz als Bauteile basierend auf herkömmlicher Siliciumtechnologie. Die Forschung an Halbleitern mit großer Bandlücke läuft bereits seit einigen Jahrzehnten. Kommerziell erhältlich sie allerdings erst seit einigen Jahren. Das liegt vor allem an der noch immer relativ schlechten Zuverlässigkeit im Vergleich zu Bauteilen basierend auf Silicium. Erste kommerzielle Siliciumcarbid Metall Oxid Halbleiter Feldeffekttransistoren (englisch: metal oxide semiconductor field effect transistors (MOSFETs)) sind seit 2011 verfügbar.

Diese Arbeit beschäftigt sich mit der Untersuchung der Grenzflächeneigenschaften von Siliciumcarbid MOSFETs im Hinblick auf ihre Zuverlässigkeit. Die Grenzfläche in SiC-MOSFETs zwischen Siliciumdioxid und Siliciumcarbid ist hauptverantwortlich für die elektrischen Eigenschaften von MOSFETs. Hier auftretende Defekte sind direkt in der Performance des Chips zu sehen. Die Industrie kennt bereits mehrere Möglichkeiten zur Verringerung der Grenzflächendefektdichte während der Produktion. Dieses sogenannte annealing (english für Aushärten bzw. Ausglühen) in einer bestimmen Gaskomposition bei hoher Temperatur sorgt zwar für einen starken Rückgang der Defektdichte, allerdings liegt diese immer noch weit über dem Niveau von Siliciumhalbleitern. Eine Optimierung des Annealing-Vorgangs ist deshalb von großem Interesse für die Industrie. Die vielversprechensden Ergebnisse bezüglich der Reduktion der Grenzflächendefektdichte zeigt zur Zeit annealing unter einer Stickstoffmonoxid (NO) Atmosphäre. Der Einfluss der Annealing Zeit und Anneling Temperatur auf die Zuverlässigkeit des MOSFETs in Hinblick auf Spannungs-Temperatur Instabilität (english: bias temperature instability (BTI)) und Betriebswiderstand wurde untersucht und eine starke Abhängigkeit von den Annealing Parametern festgestellt.

Die Arbeit wurde in Kooperation mit der KAI - Kompetenzzentrum für Automobilund Industrieelekronik GmbH und der Infineon Technologies Austria AG realisiert. Die wesentlichen Ergebnisse dieser Arbeit wurden auf der europäischen Konferenz für Siliciumkarbid und verwandte Materialien (European Conference of Silicon Carbide and Related Materials (ECSCRM) 2014) präsentiert.

## Abstract

Silicon has long been the semiconductor of choice for power electronics. Wide band gap semiconductor materials like silicon carbide (SiC) and gallium nitride (GaN) promise a better performance in future power devices. They allow an operation at higher temperatures, higher power density, higher voltage and higher frequency than silicon based devices. Research focusing on wide band gap semiconductor materials has been going on for many decades. However, SiC metal oxide semiconductor field effect transistors (MOSFETs) are only since a few years commercially available. First SiC-MOSFETs are available since 2011. This is mainly due to the more severe reliability issues compared to silicon based devices.

This thesis investigates the interface properties of silicon carbide MOSFETs with respect to their reliability properties. The interface between the silicon dioxide and the silicon carbide is mainly responsible for the electrical properties of the device. Defects in this region impact the output characteristics of the devices directly. To reduce the density of interface states the industry uses annealing in certain gas atmospheres. However, the resulting defect density is still much higher than in silicon based devices and strongly dependent on the annealing process used. Therefore, an optimization of the annealing process is of great interest for the industry. At the moment, the highest reduction in defect density is achieved by nitrous oxide (NO) annealing. The impact of the annealing time and annealing temperature on the on-resistance and the reliability after bias temperature instability stress tests was investigated in this thesis and a strong dependence on the annealing parameters was observed.

The thesis resulted from a cooperation with KAI - Kompetenzzentrum Automobil- und Industrieelektronik - GmbH and Infineon Technologies Austria AG. The main results were presented at the European Conference for Silicon Carbide and Related Materials (ECSCRM 2014).

# Danksagung

Diese Arbeit wäre ohne die Unterstützung von Freunden, Kollegen und Familie nicht möglich gewesen. Ich bedanke mich hiermit bei all den Leuten, die mich auf diesen Weg begleitet haben.

Angefangen bei meinem Studienkollegen Klaus Lang, der mir immer mit Rat und Tat zur Seite stand. Des Weiteren bedanke ich mich bei meinen Kollegen bei Infineon Technologies Austria. Insbesondere bei Paolo del Croce und dem restlichen Team von ATV BP PD1 bei welchen ich die ersten Einblicke in die Entwicklung von Halbleiterprodukten bekommen habe und Thomas Aichinger für seine Unterstützung während meiner Diplomarbeit.

Ich bedanke mich weiters bei all meinen Kollegen am Kompetenzzentrum für Automobil und Industrieelektronik für ihre Unterstützung während meiner Arbeit. Besonders hervorheben möchte ich hierbei Michael Nelhiebel, dafür diese Chance bekommen zu haben, und Gregor Pobegen der sich immer Zeit für alle meine Anliegen und Fragen nahm.

Ich bedanke mich natürlich auch bei Prof. Peter Hadley für die einwandfreie Betreuung meiner Diplomarbeit.

Besonderer Dank gilt natürlich meinen Eltern, die mich mein ganzes Leben lang auf meinem Weg unterstützt und mir all das erst ermöglicht haben.

# Contents

I.	FUNDAMENTALS		1
1.	Material properties of silicon carbide		2
	1.1. The silicon carbide crystal		2
	1.2. Electronic properties		3
	1.3. Crystal faces and oxidation		6
2.	Device physics		8
	2.1. The MOS structure		9
	2.2. The metal oxide semiconductor field effect transistor		12
3.	. Defects		15
4.	Nitrogen annealing		19
	4.1. Nitridation model		19
	4.2. Nitrous oxide (N2O) and nitric oxide (NO) passivation		21
	4.3. Ammonia passivation		23
	4.4. Summary		25
II.	CHARACTERIZATION AND STRESS TECHNIQUES		26
5.	MOSFET characterization techniques		27
	5.1. Output characteristics		27
	5.1.1. Extraction of the threshold voltage		28
	5.1.2. Mobility extraction method of Ghibaudo		29
	5.2. Capacitance-voltage profiling		34

	5.3.	harge pumping	36
		3.1. Motivation	36
		3.2. Fundamentals	36
6.	MO	ET stress techniques	45
	6.1.	ias temperature instability	45
		1.1. Motivation	45
		1.2. Stress mechanics	45
	6.2.	fot carrier degradation	48

### **III. RESULTS**

50

and	the on-resistance	51
7.1.	Motivation	51
7.2.	Experimental setup	52
7.3.	Impact of the annealing temperature	54
7.4.	Impact of the annealing time	55
7.5.	Combined impact of POA temperature and POA time	57
7.6.	Threshold voltage shift as a function of on-resistance and the impact of	
	the negative bias	58
7.7.	Defect analysis	60
7.8.	Summary	61

Part I.

# **FUNDAMENTALS**

1

# Material properties of silicon carbide

#### 1.1. The silicon carbide crystal

The common building block for a silicon carbide (SiC) crystal is the SiC tetrahedron (see Fig. 1.1b) consisting of four carbon atoms bound to one silicon atom (or one carbon atom bound to four silicon atoms). Silicon carbide forms a large amount of different crystal structures called polytypes. So far, more than 250 SiC polytypes have been reported. The basic structural elements is the SiC bilayer composed of one silicon (Si)-plane and the adjacent carbon (C)-plane. A particular polytype can be constructed of a certain stacking sequence of the tetrahedrally bonded SiC bilayers. The next layer can be aligned in two different ways according to Fig. 1.1c. The resulting lattice structure can be cubic, hexagonal or rhombohedral. The labeling of the polytypes consists of the stacking sequence of the bilayers and the lattice structure. Examples for the different structures are 3C-SiC for a 3-layer cubic structure, 2H, 4H- and 6H- SiC for a hexagonal structure and 16R- and 21R-SiC for a rhombohedral structure.

Out of the high amount of all the polytypes, the 4H-SiC is the preferred one for semiconductor devices because of its wide band gap of about 3.26 eV and the relatively high



Figure 1.1.: (a) Base element of the SiC crystal consisting of one silicon and one carbon atom. For easier understanding of the conventional unit cell (see Fig. 1.2), the basis is shown as a single green or yellow sphere. (b) The SiC tetrahedron and bond lengths. (c) Stacking positions of the layers B and C relatively to layer A. Every circle in (c) marks a point on the conventional unit cell of the 4H-SiC crystal and therefore represents two atoms.

nearly isotropic electron mobility  $(\mu_{\text{max}} \approx 950 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1})$  [1][2][3]. 4H-SiC consists of three layers A, B and C in the stacking order ABCB as shown in figure 1.2. Figure 1.1c shows the position of the layers B and C stacked up with respect to layer A [4].

The Si-C bond length is about 1.89 Å which is less than the bond length of silicon in a silicon crystal (about 2.35 Å) [5] and therefore leading to a much higher physical stability. Some material properties of 4H - silicon carbide are far superior than the silicon ones like the much higher critical field (SiC:  $2.2 \text{ MV cm}^{-1}$ , Si:  $0.3 \text{ MV cm}^{-1}$ ) and high thermal conductivity (SiC:  $3.7 \text{ W cm}^{-1} \text{ K}^{-1}$  vs Si:  $1.5 \text{ W cm}^{-1} \text{ K}^{-1}$ ). Also SiC has a much lower intrinsic carrier concentration than silicon and, thus, devices build with this material are less susceptible to difficulties due to high intrinsic carrier concentrations at temperatures beyond 600° [6]. These properties make SiC the preferred material for high power and high temperature semiconductor devices. Table 1.1 shows a comparison between the key constants of 4H-SiC and silicon.

### **1.2. Electronic properties**

The electronic structures of six SiC polymorphs were calculated by Ching et al. [10] using the orthogonalized linear combination of atomic orbitals method (OLCAO). Fig. 1.3 shows the calculated band structures of the six silicon carbide polytypes 3C, 2H, 4H, 6H ,16R and 21R. All calculated polytypes have indirect band gaps. The calculated



Figure 1.2.: 4H-SiC basic building block and two example faces important for oxide growth. Note that the green and yellow spheres represent a pair of C and Si atoms as shown in Fig. 1.1.

values of the band gaps are listed in Table 1.2. Note that the calculated band gaps are underestimated by about 1 eV due to the calculation method used. However, the relative variations in the size of the gap values between different polytypes are expected to be similar to experimental values.

Calculations done by G.L. Zhao and D. Bagayoko [11] show a better agreement with the experimental data. The 4H-SiC electronic structure and density of states calculated by them are shown in Fig. 1.4. They calculated a indirect 4H-SiC band gap of 3.11 eV,

Quantity	4H-SiC	Silicon
Band gap $E_{\rm G}$ (eV)	3.26	1.12
electron mobility $\mu_{\rm e} \; ({\rm cm}^2  {\rm V}^{-1}  {\rm s}^{-1})$	1000	1400
$\mu_{\perp}$ / $\mu_{\parallel}$	0.8	1
hole mobility $\mu_{\rm h}~({\rm cm}^2{\rm V}^{-1}{\rm s}^{-1})$	115	471
electron effective mass $m^*$ / $m_0$	0.29-0.42	0.26
critical field $\xi_{\rm c}  ({\rm MV  cm^{-1}})$	2.2	0.3
dielectric constant $\varepsilon_{\rm s}$ / $\varepsilon_0$	6.5 - 6.7	11.7
Young's modulus $Y$ (GPa)	100-750	47
Thermal conductivity $\theta$ (W cm <sup>-1</sup> K <sup>-1</sup> )	3.7	1.5
Debye temperature $T_{\rm d}$ (K)	1300	640

Table 1.1.: Key constants of 4H-SiC and silicon [7][8][9].

Polytype	calc. $E_{G}$ (eV) [10]	exp. $E_{G}$ (eV) [12]
3C	1.602	2.39
$2\mathrm{H}$	2.471	3,33
$4\mathrm{H}$	2.433	3.27
6H	2.202	3.02
15R	2.156	n.a.
$21\mathrm{R}$	2.034	n.a.

Table 1.2.: Bandgap for different SiC polytypes.

which is very close to the experimental value. Also charge-transfer calculations were done by [11] showing that silicon atoms donate about 1.4 electrons/atom that are received per carbon atom. Therefore, the ionic formula of 4H-SiC can be written as  $\rm Si^{+1.4}C^{-1.4}$ .



Figure 1.3.: Electronic structure of multiple SiC polytypes [10].



Figure 1.4.: 4H-SiC electronic structure and density of states as published in [11].

### 1.3. Crystal faces and oxidation

The most commonly used faces for 4H-SiC device fabrication are the (0001) Si-face, the  $(000\bar{1})$  C-face and the  $(11\bar{2}0)$  a-face (see Fig. 1.2). They differ in the density of silicon and carbon atoms. The Si-face has 100% silicon atoms, the C-face has 100% carbon atoms and the a-face has 50% of each. This leads to distinct oxidation rates and interface properties for every crystal face.

A main benefit of SiC is the possibility to grow a thermal oxide. As for silicon, the native oxide of SiC is silicon dioxide (SiO<sub>2</sub>). Therefore, the silicon process technology can be straightforwardly transferred to silicon carbide. As in silicon, oxygen inserts in the semiconductor to from SiO<sub>2</sub>. In SiC, some of the oxygen is also necessary to remove the carbon by forming carbon monoxide (CO). A net oxidation reaction can be written as

$$2\mathrm{SiC} + 3\mathrm{O}_2 \to 2\mathrm{SiO}_2 + 2\mathrm{CO}.$$
 (1.1)

The oxidation rate in SiC scales with the carbon content of the crystal face. The SiO<sub>2</sub> growth rate on the Si-face is about 10 times slower than on silicon ((001)-face) and about 5 times slower on the C-face [7]. The quality of the SiC-SiO<sub>2</sub> interface is a critical parameter in oxide based devices. However, modern oxide growth and depositing techniques are

still causing a lot of interface defects. The reduction of these defects via post oxidation annealing POA is partially treated in this thesis.

# 2

# **Device physics**

Silicon carbide technology is suitable to outperform silicon technology in high power devices. The operating voltages of devices are limited by the blocking voltage of the pn-junction and therefore limited by the electrical breakdown field of the material. The breakdown field of silicon carbide ( $\xi_c \approx 2.2 \,\mathrm{MV \, cm^{-1}}$ ) is more than 7 times higher than the breakdown field of silicon ( $\xi_c \approx 0.3 \,\mathrm{MV \, cm^{-1}}$ ). In the case of a one-sided junction (n doping  $\ll$  p doping), the width of the depletion layer is approximately given by

$$x = \sqrt{\frac{2\varepsilon V}{qN_{\rm d}}} \tag{2.1}$$

with the density of positively charged donor atoms  $N_d$ , the dielectric constant of the semiconductor  $\varepsilon$ , the elementary charge q and the bias voltage V. The field reaches its maximum at the junction



Figure 2.1.: Schematics of a MOS-structure consisting of a semiconductor with an insulating layer and the contact metals on the top (from now on called gate contact) and the bottom.

$$\xi_{\max} = -\frac{2V}{x} = -\sqrt{\frac{2qN_{\rm d}V}{\varepsilon}}.$$
(2.2)

If the maximum electrical field  $\xi_{\text{max}}$  reaches the critical field  $\xi_{c}$  avalanche breakdown occurs. Therefore, the maximum blocking voltage  $V_{c}$  supported by the junction can be described as

$$V_{\rm c} = \frac{\varepsilon \xi_{\rm c}^2}{2qN_{\rm d}}.$$
(2.3)

The maximum blocking voltage for a SiC junction is therefore expected to be about 30 times higher than the blocking voltage of a Si junction [7].

Silicon carbide can be straightforwardly processed in a fabrication line originally developed for silicon processing. Today, the development of SiC metal oxide semiconductor field effect transistors (MOSFETs) is of great interest for the industry. Therefore, the next sections give a short review on metal oxide semiconductor (MOS) structures and MOSFETs.

### 2.1. The MOS structure

The MOS-structure is the fundamental part of a MOSFET (see section 2.2). The basic concept of a MOS structure (or MOS-capacitor) is shown in Fig. 2.1. It consists of a



Figure 2.2.: Schematic energy band diagram for a p-doped 4H-SiC MOS structure without contact between the different materials. The picture shows the work function for the semiconductor  $\phi_{\rm S}$  and the metal  $\phi_{\rm M}$ , the band gap  $E_{\rm G}$  and the electron affinity  $\chi$ .

semiconductor with a thin insulating layer on top (oxide). On the insulating layer a metal contact is placed. A second metal layer forms an ohmic contact with the semiconductor at the bottom of the structure (bulk contact).

A schematic energy band diagram for the different layers of a p-doped 4H-SiC MOS structure is shown in Fig. 2.2. As soon as the layers are connected, the balancing of the Fermi level causes a band bending (see Fig. 2.3 (b)). The strength of the bending depends on the difference in the work functions of the metal  $\phi_{\rm M}$  and the semiconductor  $\phi_{\rm S}$ .

Depending on the voltage on the top metal (from now on referred to as gate), one can distinguish three different bias regimes: accumulation, depletion and inversion. Fig. 2.3 shows the energy bands as a function of the voltage on the gate  $V_{\rm G}$  for a nMOS capacitor. Starting at no electrical contact (a), the Fermi levels balance after forming a contact causing a band bending (b). By decreasing the gate voltage  $V_{\rm G}$ , the amount of electrons at the SiC/oxide interface decreases. One can also describe this as an increase in hole density at the SiC/oxide interface. The Fermi level  $E_{\rm F}$  comes close to the valence band  $E_{\rm V}$  of the semiconductor. Therefore, the bias condition is called accumulation (c). By increasing the gate voltage, one will reach the flat band voltage  $V_{\rm FB}$ . The flat band



Figure 2.3.: The different bias conditions for a p-SiC MOS structure. (a) Layers not in contact. (b) The Fermi levels balance causing a band bending. (c) Negative bias causes an increase in hole density at the interface (accumulation). (d) By increasing the bias, the band bending disappears (Flat band voltage  $V_{\rm FB}$ ). (e) Further increasing of the bias leads to depletion of electrons at the interface. (f) If the bias voltage reaches the threshold voltage  $V_{\rm TH}$ , a inversion layer forms.

voltage corresponds to the voltage which when applied to the gate electrode yields a flat energy band in the semiconductor (d). Further increase of the gate voltage will cause a further increase of the Fermi level in the semiconductor. As soon as the Fermi level exceeds the intrinsic Fermi level  $E_{\rm Fi}$  (the middle of the band gap  $E_{\rm Fi} \approx E_{\rm V} + E_{\rm G}/2$ ) the bias condition is called depletion due to the decrease in hole density at the interface (e). For a even higher gate voltage, the Fermi level of the semiconductor will come close to the the conduction band  $E_{\rm C}$  of the semiconductor. If this happens, a conducting channel is formed at the interface. Electrons are accumulated at the interface. The bias condition is called inversion (f).



Figure 2.4.: The basic principle of a n-channel MOSFET. The MOS-structure is extended by two further contacts: source (S) and drain (D). Source and drain are connected to a highly n-doped region next to the oxide region. In inversion, a conductive layer forms at the interface (dotted area). This allows current to flow from one contact to another. Usually the bulk contact (B) is externally short circuited with the source contact.

### 2.2. The metal oxide semiconductor field effect transistor

The MOSFET is by far the most used transistor type in analog and digital circuits. The MOSFET is based on the MOS-structure. The basic idea is to control the magnitude of a electric current by a gate voltage  $V_{\rm G}$  and the effect of the formation of a conductive layer. In principle, there are two ways to build a MOSFET depending on the doping of the bulk. A MOSFET with a p-doped bulk is called an nMOSFET or n-channel MOSFET because the conductive channel will be n-type. A MOSFET with a n-doped bulk is called a pMOSFET or p-channel MOSFET because the conductive channel will be p-type.

A sketch of an n-channel MOSFET is shown in Fig. 2.4. A pMOSFET is equivalent except for the opposite doping type, meaning n changes to p and vice versa. The MOS-structure is extended by a source and a drain contact. These two metals form a ohmic contact with the highly doped n-area beneath. The highly doped n area has to extend under the gate area region to ensure a conducting path over the hole gate length in inversion. In inversion, a conduction n-channel forms between the two highly doped n areas. If a voltage  $V_{\rm DS}$  is applied between source and drain, a electric current  $I_{\rm D}$  flows between drain and source.

The operation of a MOSFET can be separated into three different modes: cutoff, linear region and saturation region. The output characteristics of a MOSFET are shown in Fig.



Figure 2.5.: Output characteristics of a MOSFET. If  $V_{\rm DS} < V_{\rm DS}^{\rm sat}$  the drain current increases nearly linear with gate voltage. If  $V_{\rm DS} \ge V_{\rm DS}^{\rm sat}$  the MOSFET becomes a gate-voltage controlled current source. The Early effect is now the only remaining impact of the source-drain voltage  $V_{\rm DS}$  on the output current.

2.5. If the gate voltage  $V_{\rm G}$  is lower than the threshold voltage  $V_{\rm TH}$  no inversion layer will form. Therefore, no current can flow between drain and source  $(I_{\rm D} = 0 \,\text{A})$ . This mode is called cutoff, subthreshold or weak-inversion mode. In the linear region  $(V_{\rm G} > V_{\rm TH}$  and  $V_{\rm DS} < V_{\rm DS}^{\rm sat}$ ) the current of the MOSFET is approximately given by

$$I_{\rm D} = \frac{W}{L} \cdot C_{\rm OX} \cdot \mu \cdot \left( (V_{\rm G} - V_{\rm TH}) V_{\rm DS} - \frac{V_{\rm DS}^2}{2} \right)$$
(2.4)

with the width of the channel W, the length of the channel L, the oxide capacitance  $C_{\text{OX}}$ , the mobility  $\mu$ , the gate voltage  $V_{\text{G}}$ , the threshold voltage  $V_{\text{TH}}$  and the drain-source voltage  $V_{\text{DS}}$ .

If  $V_{\rm G} > V_{\rm TH}$  and  $V_{\rm DS} \ge V_{\rm DS}^{\rm sat}$  the inversion layer forms but the channel narrows near the drain due to the high drain voltage  $V_{\rm DS}$  (saturation). The drain current  $I_{\rm D}$  in the saturation regime is approximately given by

$$I_{\rm D} = \frac{W}{L} \cdot C_{\rm OX} \cdot \mu \cdot \frac{(V_{\rm G} - V_{\rm TH})^2}{2} (1 + \lambda (V_{\rm DS} - V_{\rm DS}^{\rm sat}))$$
(2.5)

with the channel-length modulation parameter  $\lambda$ .  $\lambda$  models current dependence on drain voltage due to the Early effect which is the linear increase of drain current in saturation regime.

# **B** Defects

This section is based on the references [7, 13, 14]. Defects are the main reason for the limited electrical properties and the poor reliability of SiC devices. For MOSFETs one has to distinguish three defect areas (see Fig. 3.1): bulk defects, oxide defects and interface defects.

The most important area for the MOSFET is the active interface region where the conducting channel forms. Defects in this region are the main reason for undesirable properties like poor mobility or reliability. Large interfacial defect densities not only degrade the channel mobility by scattering and trapping of carriers. For n-channel devices an electron inversion layer is formed if the gate bias is large enough for the Fermi level to be close to the semiconductor conduction band edge. In this case, trap levels situating within the band gap are filled with electrons reducing the density of free carriers and yielding negatively charged centers. This leads to a reduced carrier lifetime and enhanced Coulomb scattering resulting in a low mobility. The poor quality of the SiC/SiO<sub>2</sub> interface has two origins: the relatively wide band gap and the presence of carbon [7].



Figure 3.1.: Bulk, oxide and interface traps in a MOSFET.

According to [16], interface traps can be divided into two categories: acceptor-like traps and donor-like traps depending on their energetically position in the band gap. A sketch of these traps is given in Fig. 3.3. Acceptor-like trap states are located in the upper half of the band gap, whereas donor-like traps are located in the lower half of the band gap. Acceptor-like traps can either be neutrally or negatively charged. If the trap is neutral, it can become negatively charged by either electron capture or hole emission. If the acceptor-like trap is negatively charged, it can become neutral charged by either electron emission or hole capture. Donor-like traps can either be neutral or positive charged. If the donor-like trap is neutrally charged, it can become positive by either electron emission or hole capture and vice versa.



In 4H-SiC-MOSFETs the density of interface states in the upper half of the band gap close to the conduction band edge  $E_{\rm C}$  is most likely the reason for the poor electrical



Figure 3.2.: Density of interface states  $D_{it}$  in unpassivated 4H-SiC and NO annealed 4H-SiC. The  $D_{it}$  increases exponentially near the conduction band edge  $E_{C}$  [15].

properties. Fig. 3.2 shows the density of interface states  $D_{it}$  in the upper part of the band gap of 4H-SiC. The  $D_{it}$  is exponentially increasing by about 2 orders of magnitude near the conduction band edge  $E_{\rm C}$ . It is not entirely clear whether the interface states are intrinsic to the SiO<sub>2</sub>/4H-SiC system or result from a non optimized thermal oxidation processes [17]. SiC polytypes with a narrower band gap like 3C-SiC ( $E_{\rm G} \approx 2.39 \,\text{eV}$ ) or 6H-SiC ( $E_{\rm G} \approx 3.02 \,\text{eV}$ ) show lower  $D_{\rm it}$  values most probably because these states lie outside their band gap and are therefore electrically inactive. Consequently, the n-channel MOSFET mobility of unpassivated 6H-SiC devices ( $\leq 100 \,\text{cm}^2 \,\text{V}^{-1} \,\text{s}^{-1}$ ) is much higher than the mobility of unpassivated 4H-SiC devices ( $\leq 10 \,\text{cm}^2 \,\text{V}^{-1} \,\text{s}^{-1}$ ).

According to [14], the interfacial and near interfacial defects, that could contribute to the density of states within the band gap of 4H-SiC, are shown in Fig. 3.4. The first group of defects can be explained by carbon-clusters [18, 19]. The valence band of small clusters is located in the band gap of 4H-SiC and therefore creates donor-like states. However, the conduction band edge of small clusters lies well beyond the conduction band edge of 4H-SiC, resulting in no trap states near  $E_{\rm C}$ . Large carbon clusters can produce acceptor-like states near  $E_{\rm C}$  but are less likely to form compared to smaller carbon clusters [19]. The second group of defects might originate from inclusions of other polytypes like 3C in the 4H material due to localized polytype conversion during



Figure 3.4.: Schematic of interfacial and near interfacial defects that could contribute to the density of states within the band gap of 4H-SiC [14].

oxidation [20]. The third and probably most severe group of defects originates from oxide traps. The high density of states located between the conduction band of 4H-SiC and 6H-SiC correspond to the levels previously observed at Si/SiO<sub>2</sub> interfaces. These states are located at 2.8 eV below the SiO<sub>2</sub> conduction band which is 0.1 eV below the 4H-SiC conduction band edge. They have a slow response time and a wide energy distribution [7] and are usually attributed to oxygen vacancies in the near-interfacial region. The measurements done in this work (see chapter 7) also support oxide traps to be the main reason for reliability issues after positive bias temperature stress (PBTS).

Still, 4H-SiC is the preferred SiC polytype for MOSFETs due to the high theoretical mobility and wide band gap. To reduce the high amount of defects, annealing is an important step in the manufacturing of modern MOSFETs. A review on nitrogen annealing can be found in the next chapter (4).

# **A** Nitrogen annealing

The following review of nitrogen annealing in silicon carbide is based on the references [2, 21, 22, 23, 24, 25]. The high amount of defects (see Sec. 3) at the SiC/SiO<sub>2</sub> interface and in the near interface oxide results in poor electrical properties. According to [2], MOSFETs fabricated using 4H-SiC exhibit channel mobilities about 100 times lower than the bulk value ( $\mu_{\text{max}} \approx 950 \text{ cm}^2 \text{ V}^{-1}$  [3]) and about 10 times lower than other polytypes like 6H-SiC or 16R-SiC. One of the main reasons for this is the high  $D_{\text{it}}$  near  $E_{\text{C}}$  of 4H-SiC (see Sec. 3). It has been established that annealing in NO or N<sub>2</sub>O provide significant improvements such as the reduction of interface trap density, increased channel carrier mobility and increased reliability (cf. Fig 4.1).

### 4.1. Nitridation model

Nitridation is involved in two sets of mechanisms at the SiC/SiO<sub>2</sub> interface: First, the creation of strong Si $\equiv$ N bonds that passivate interface traps due to dangling and strained bonds. Second, the removal of carbon and complex silicon-oxycarbon (SiO<sub>x</sub>C<sub>y</sub>) bonds.



Figure 4.1.: Mobility (left) and density of interface traps (right) with and without NO POA [7].

The mechanisms leading to the formation of  $Si\equiv N$  bonds are already known from the  $Si/SiO_2$  interface [26, 27]. Nitrogen binds to dangling Si bonds and replaces oxygen in strained Si-O bonds and forms strong  $Si\equiv N$  bonds. In SiC the nitridation reduces the initial interface trap density significantly. This does not happen for nitridation in silicon but is analogous to interface trap passivation with hydrogen in silicon. The hydrogen binds to dangling Si bonds and forms Si-H bonds. The hydrogen passivation shifts the trap energy levels to higher energies which lie outside the silicon band gap. This passivation is not effective in silicon carbide because of the much wider band gap. The hydrogen passivated trap energy levels are still located in the SiC band gap. The energy levels of the much stronger  $Si\equiv N$  bonds are outside the energy gap of SiC, meaning that they are electrically passive defects.

The second role of nitridation is the removal and passivation of carbon. Most of the carbon atoms released by oxidation of the SiC substrate react with the existing oxygen and create CO molecules that diffuse out of the oxide:

$$C + O \rightarrow CO$$
 (4.1)

Some of the carbon remains at or near the interface, either as isolated atoms or in the form of carbon clusters. Nitridation not only passivates the carbon related interface traps by the formation of electrically inactive C-N bonds. More importantly the nitridation

removes interstitial carbon as well as carbon from already formed carbon clusters. As a result, nitrided  $SiC/SiO_2$  interfaces show a reduced number of Si oxycarbon bonds. An example for the impact of NO annealing on the device mobility and the density of interface states is given in figure 4.1.

### 4.2. Nitrous oxide $(N_2O)$ and nitric oxide (NO) passivation

Annealing is mostly done in NO or N<sub>2</sub>O atmospheres. Devices with thermally grown oxides annealed in NO or N<sub>2</sub>O usually feature an increased mobility [28, 29, 30] and increased reliability [31, 32]. This is due to the reduction of the interface trap density [33, 14, 34]. The quality of the anneal is highly dependent on the annealing parameters like gas composition, temperature, pressure and time. Devices annealed in NO show better electrical properties than devices annealed in N<sub>2</sub>O. However, NO gas is highly toxic which makes high demands on processing and safety. N<sub>2</sub>O, in turn, is less harmful and is therefore the preferably used gas. By further optimizing of the POA parameters, the N<sub>2</sub>O anneal might lead to equally good electrical properties as the NO anneal as shown by [22].

For NO and N<sub>2</sub>O, the nitridation only happens at the SiC/SiO<sub>2</sub> interface. The amount of incorporated nitrogen at the interface is about the same for both annealing techniques. X-ray photoelectron spectroscopy (XPS) analyses done by [21] reveal dramatic differences between argon annealed and nitrided oxides. Existence of suboxides and complex oxidecarbon compounds at the interface of argon (Ar)- annealed oxides is shown. In the case of nitrided oxides the complex suboxides and oxide-carbon bonds are removed. Strong Si $\equiv$ N bonds are created and the intensity of C-C bonds is significantly reduced. At least in the XPS spectra, no difference between NO and N<sub>2</sub>O is shown (cf. Fig. 4.2). This means that the chemical reactions responsible for the significant improvement of the interface quality achieved by NO annealing also take place during N<sub>2</sub>O annealing.

The reason for this is the dissociation of N<sub>2</sub>O into N<sub>2</sub>, NO and O<sub>2</sub> during postoxidation:

$$4N_2O \rightarrow 2NO + O_2 + 3N_2 \tag{4.2}$$



Figure 4.2.: XPS spectra of the interface composition of argon annealed (left) and NO or N<sub>2</sub>O annealed oxides (right). The binding energies correspond to Si-C (100.1 eV), Si-O<sub>x</sub>C<sub>y</sub> (101.4 eV), Si-O<sub>x</sub> (103.5 eV) and Si-O<sub>x</sub>N<sub>y</sub> (101.9 eV). The Si-O<sub>x</sub>C<sub>y</sub> bonds are completely removed by the nitridation and less harmful Si-O<sub>x</sub>N<sub>y</sub> bonds are formed [21].

The NO component will cause the same chemical effects that occur in pure NO oxidation, while the  $O_2$  component will cause further oxidation. At high temperatures also NO decomposes in:

$$2NO \rightarrow N_2 + O_2 \tag{4.3}$$

At these temperatures,  $N_2$  is inserted but the  $O_2$  removes the nitrogen and increases the oxide thickness. This removal of nitrogen during NO POA does not happen in the case of Si/SiO<sub>2</sub>. In Si/SiO<sub>2</sub> the existence of  $O_2$  also causes different depth profiles of nitrogen at the N<sub>2</sub>O and NO nitrided Si/SiO<sub>2</sub> interfaces. Figure 4.3 shows the secondary ion mass spectrometry (SIMS) profile of N<sub>2</sub>O and NO annealed samples according to the XPS measurements done by [21]. There is no big difference in the peak position or intensities for the NO and N<sub>2</sub>O annealed samples, which is clearly a difference to Si/SiO<sub>2</sub> case. Therefore, the rate of nitridation relative to the rate of oxidation must be much higher in the case of SiC.

The nitrogen peak (cf. Fig 4.3) follows the interface if the oxide grows. The maximum value of incorporated nitrogen saturates at a certain value depending on POA parameters as shown in figure 4.4. In a nutshell, the NO reacts with silicon and carbon at the interface to incorporate nitrogen.  $O_2$  produced by the thermal decomposition of NO



Figure 4.3.: SIMS profiles for NO and N<sub>2</sub>O annealed and grown samples. Both techniques show about the same peak. NO POA leads to a slightly higher nitrogen density. Unlike in silicon, the existence of oxygen does not lead to a different depth profile in SiC [21].

oxidizes the substrate and removes nitrogen from the interface. Initially, the nitridation reaction is faster than oxidation and results in an increase in nitrogen content. After a temperature-dependent time, the nitridation and oxidation reactions begin to equalize, and the nitrogen content decreases. When the two reactions reach equilibrium, the nitrogen incorporated by nitridation is balanced by the removed nitrogen [2].

According to [23], NO and N<sub>2</sub>O annealing is reducing fast states ( $\pi$  bonded C) and decreasing the  $D_{\rm it}$  over the whole energy gap. But only NO is effective in removing slow states (oxide or near- interface states). Annealing in NH<sub>3</sub> might lead to a further reduction of these slow states.

### 4.3. Ammonia (NH<sub>3</sub>) passivation

To eliminate the problem of further oxidation during post oxidation anneal, POA in atmospheres that do not contain oxidizing species are helpful. For this purpose  $NH_3$ POA was used in recent studies [24, 35, 36]. The impact of  $NH_3$  POA on the  $D_{it}$  and the mobility is shown in figure 4.5. Like NO POA, also  $NH_3$  reduces the  $D_{it}$  and increases the mobility. Figure 4.5 (right) compares a SIMS profile for  $N_2O$  and  $NH_3$  annealed



Figure 4.4.: Nitrogen content (left) measured by nuclear reaction analysis (NRA) and oxygen content (right) measured by Rutherford backscattering spectrometry (RBS) at the interface for different NO POA parameters [2].

oxides. The main difference is the nitrogen incorporation in the oxide, which does not happen for NO or  $N_2O$  POA.



Figure 4.5.: Density of interface states (left) and mobility (middle) for three different POA conditions including NH<sub>3</sub> POA. SIMS profiles for NH<sub>3</sub> and N<sub>2</sub>O annealed samples (right). In contrast to N<sub>2</sub>O and NO (cf. figure 4.3), the nitrogen incorporation during NH<sub>3</sub> annealing is not limited to the interface and occurs throughout the oxide [24].

Annealing SiO<sub>2</sub> in NH<sub>3</sub> incorporates large amounts of nitrogen. The interfacial nitrogen concentration is about 10 times higher than in NO annealed oxides [24]. Furthermore NH<sub>3</sub> POA removes oxygen, which significantly changes the oxide stoichiometry, increases the dielectric constant and decreases the breakdown field [2].

### 4.4. Summary

Today annealing with NO or  $N_2O$  is an important step to achieve devices with good electrical properties. However, there are still a lot of questions remaining on the exact mechanics of the annealing process. The exact impact of the POA depends on multiple parameters like the POA temperature, POA time, gas composition and of course all additional interface characteristics of the device itself (e.g. oxide grow techniques and crystal faces). Therefore further optimizing of the POA process is one of the most important steps to produce improved devices in the future.

One topic in this thesis is the impact of the NO-POA temperature and NO-POA time on bias temperature instability (BTI) and  $R_{\rm on}$ . The results are shown in chapter 7.

Part II.

# CHARACTERIZATION AND STRESS TECHNIQUES

# 5

# **MOSFET** characterization techniques

### 5.1. Output characteristics

The easiest way to analyze a MOSFET is by having a look at the output characteristics. The drain current  $I_{\rm D}$  in the linear regime is approximately given by the equation

$$I_{\rm D} = \frac{W}{L} \cdot C_{\rm OX} \cdot \mu \cdot \left( (V_{\rm G} - V_{\rm TH}) V_{\rm DS} - \frac{V_{\rm DS}^2}{2} \right)$$
(5.1)

and in the saturation regime by the equation

$$I_{\rm D} = \frac{W}{L} \cdot C_{\rm OX} \cdot \mu \cdot \frac{(V_{\rm G} - V_{\rm TH})^2}{2} (1 + \lambda (V_{\rm DS} - V_{\rm DS}^{\rm sat}))$$
(5.2)

with the width of the channel W, the length of the channel L, the oxide capacitance  $C_{\text{OX}}$ , the mobility  $\mu$ , the gate voltage  $V_{\text{G}}$ , the threshold voltage  $V_{\text{TH}}$ , the channel-length modulation parameter  $\lambda$  and the drain-source voltage  $V_{\text{DS}}$  (see section 2.2). The channel width W and channel length L are known from the MOSFET layout.  $V_{\text{DS}}$  and  $V_{\text{G}}$  are given


Figure 5.1.: Extraction of the threshold voltage shift via ELR method (see 5.1.1)

by the experiment and the oxide capacitance  $C_{\text{OX}}$  can be obtained by capacitance-voltage (CV) measurements (see section 5.2).

For the extraction of the important MOSFET parameters, like the threshold voltage  $V_{\text{TH}}$  or the electron mobility  $\mu$ , multiple methods have been developed [37]. In the next two sections a short overview is given about how the extraction of the threshold voltage and the mobility is done in this thesis to determine the impact of the nitric oxide post oxidation anneal on the device parameters.

#### 5.1.1. Extraction of the threshold voltage

The threshold voltage value is the most important electrical parameter in modeling MOSFETs. However, there are a lot of different techniques for the extraction of the threshold voltage. A review of eleven different MOSFET threshold voltage extraction methods were done by Ortiz-Conde et al. in 2002 [38]. The extrapolation in the linear regime (ELR) method is perhaps the most popular threshold voltage extraction method. It consists of finding the gate-voltage axis intercept of the linear extrapolation of the  $I_{\rm D}$ - $V_{\rm G}$  curve at its maximum first derivative point. The method is sketched in Fig. 5.1 for two different  $I_{\rm D}$ - $V_{\rm G}$  curves. The main drawback of this method is that the maximum slope point might be uncertain, because the  $I_{\rm D}$ - $V_{\rm G}$  characteristics can deviate from ideal straight line behavior at gate voltages even slightly above the threshold voltage, due

to mobility degradation effects and due to parasitic source and drain series resistances. Therefore, the threshold voltage value extracted using this method, often referred to as the extrapolated  $V_{\rm TH}$ , can be strongly influenced by parasitic series resistances and mobility degradation effects [38].

For the work in this thesis, we are mainly interested in the threshold voltage shift  $\Delta V_{\rm th}$  after a certain stress procedure. An example is given in Fig. 5.1. The blue curve corresponds to the unstressed device while the red curve corresponds to a stressed device. If the slope of the  $I_{\rm D}$ - $V_{\rm G}$  curve after the stress do not change (meaning the stress does not change the mobility), the determination of the threshold voltage shift is rather straightforward. This behavior was observed for the BTI stress (see section 6.1). In this case, the curves are shifted in a parallel manner which allows for using a constant current criterion.

#### 5.1.2. Mobility extraction method of Ghibaudo

For the work in this thesis, the method of G. Ghibaudo [39] has been chosen because it allows a simple and independent determination of the threshold voltage  $V_{\rm TH}$  and the low field mobility  $\mu_0$  in the linear region. It is based on the combined exploitation of the drain current  $(I_{\rm D}/V_{\rm G})$  and transconductance  $(g_m/V_{\rm G})$  characteristics. Note that the threshold voltage  $V_{\rm TH}$  obtained by the method of Ghibaudo is considerably higher than the threshold voltage obtained by other methods [38]. For this reason, the  $V_{\rm TH}$  obtained by the method of Ghibaudo is flagged by a superscript G  $(V_{\rm TH}^{\rm G})$ .

The drain current  $I_{\rm D}$  of a MOSFET is given by

$$I_{\rm D} = \frac{W}{L} \cdot C_{\rm OX} \cdot \frac{\mu_0}{1 + \theta (V_{\rm G} - V_{\rm TH}^{\rm G})} (V_{\rm G} - V_{\rm TH}^{\rm G}) \cdot V_{\rm DS}$$
(5.3)

with the channel length L, the channel width W, the gate capacitance  $C_{\text{OX}}$ , the low field mobility  $\mu_0$ , the mobility reduction factor  $\theta$ , the gate voltage  $V_{\text{G}}$  and the drain-source voltage  $V_{\text{DS}}$ . The Term

$$\frac{\mu_0}{1 + \theta(V_{\rm G} - V_{\rm TH}^{\rm G})} = \mu_{\rm EFF}$$
(5.4)



Figure 5.2.: Drain current (red) and transconductance (blue) of an n-channel MOSFET in the linear region  $(V_{\rm DS} \approx 0.1 \, {\rm V})$ .

is called effective mobility  $\mu_{\rm EFF}$  and describes a mobility reduction with gate voltage  $V_{\rm G}$ . Differentiating the drain current with respect to  $V_{\rm G}$  (Eq.5.3) yields the transconductance

$$g_m = \frac{W}{L} \cdot C_{\rm OX} \cdot \frac{\mu_0}{[1 + \theta (V_{\rm G} - V_{\rm TH}^{\rm G})]^2} \cdot V_{\rm DS}.$$
 (5.5)

A typical plot for drain current and the transconductance is shown in Fig. 5.2.

To get rid of the mobility reduction factor  $\theta$  we divide the expression for the drain current (Eq. 5.3) by the square root of the transconductance (Eq. 5.5), which yields to

$$\frac{I_{\rm D}}{\sqrt{g_m}} = \sqrt{\frac{W}{L} C_{\rm OX} \mu_0 V_{\rm DS}} \cdot (V_{\rm G} - V_{\rm TH}^{\rm G}).$$
(5.6)

One can bring this into the form of a linear equation

$$y = K \cdot x + K \cdot D \tag{5.7}$$



Figure 5.3.: Drain current  $I_{\rm D}$  divided by the square root of the transconductance  $g_m$  (blue) and linear fit (red) in strong inversion and linear region to extract the MOSFET parameters.

which leads to

$$\frac{I_{\rm D}}{\sqrt{g_m}} = \sqrt{\frac{W}{L}} C_{\rm OX} \mu_0 V_{\rm DS}} \cdot V_{\rm G} - \sqrt{\frac{W}{L}} C_{\rm OX} \mu_0 V_{\rm DS}} \cdot V_{\rm TH}^{\rm G}.$$
(5.8)

Thus, it is possible to determine the parameters  $V_{\text{TH}}^{\text{G}}$  and  $\mu_0$  by fitting the  $I_{\text{D}}/\sqrt{g_m}$  characteristics at high gate voltages (strong inversion) with a first order polynomial (see Fig. 5.3). Hence the value of  $V_{\text{TH}}^{\text{G}}$  is not needed a priori to deduce the value of  $\mu_0$  or vice versa. Out of the fit parameters K and D (Eq. 5.7) the threshold voltage  $V_{\text{TH}}^{\text{G}}$  and the mobility  $\mu_0$  is given by

$$V_{\rm TH}^{\rm G} = -D \tag{5.9}$$

$$\mu_0 = \frac{K^2 L}{W C_{\rm OX} V_{\rm DS}}.\tag{5.10}$$



Figure 5.4.: Mobility reduction factor  $\theta$  as a function of gate voltage  $V_{\rm G}$ . In strong inversion, a plateau occurs for the mobility reduction factor  $\theta$ . This plateau value is used for the calculation of the effective mobility  $\mu_{\rm EFF}$ .

Knowing the threshold voltage  $V_{\rm TH}^{\rm G}$  it is now possible to determine the mobility reduction factor

$$\theta = \left(\frac{I_{\rm D}}{g_m (V_{\rm G} - V_{\rm TH}^{\rm G})} - 1\right) \frac{1}{V_{\rm G} - V_{\rm TH}^{\rm G}}.$$
(5.11)

The mobility reduction factor includes the effects of the source-drain series resistances  $R_{SD}$  and is given by

$$\theta = \theta_0 + R_{SD} C_{\rm OX} \mu_0 \frac{W}{L} \tag{5.12}$$

with the intrinsic mobility reduction factor  $\theta_0$ . Knowing  $\theta$  further leads to the effective mobility  $\mu_{\text{EFF}}$  (see Fig. 5.5)

$$\mu_{\rm EFF} = \frac{\mu_0}{1 + \theta (V_{\rm G} - V_{\rm TH}^{\rm G})}.$$
(5.13)



Figure 5.5.: Effective mobility  $\mu_{\rm EFF}$  as a function of gate voltage  $V_{\rm G}$  in strong inversion and linear region.

With the effective mobility  $\mu_{\text{EFF}}$  and the threshold voltage  $V_{\text{TH}}^{\text{G}}$  one now has a good model for the drain current as a function of the the gate voltage in strong inversion with the formula

$$I_{\rm D} = \frac{W}{L} \cdot C_{\rm OX} \cdot \mu_{\rm EFF} \cdot (V_{\rm G} - V_{\rm TH}^{\rm G}) \cdot V_{\rm DS}.$$
 (5.14)

Fig. 5.6 shows the result of the calculation for the drain current as a function of gate voltage in strong inversion and low drain voltage (linear region).



Figure 5.6.: Calculated drain current (red circles) as a function of gate voltage in strong inversion and linear regime ( $V_{\rm DS} \approx 0.1 \, {\rm V}$ ).

#### 5.2. Capacitance-voltage profiling

Capacitance-voltage (CV) testing is widely used to determine semiconductor parameters in MOSCAP and MOSFET structures like the oxide capacitance, the oxide thickness, flatband capacitance, flatband voltage, threshold voltage, metal-semiconductor work function difference, effective and total bulk oxide charge and doping concentrations. However, in this thesis CV measurements where mainly used to determine the oxide capacitance  $C_{\text{OX}}$ . Capacitance is the change in charge q per change in voltage V

$$C = \frac{\Delta q}{\Delta V}.\tag{5.15}$$

CV measurements in a semiconductor a made using two voltage sources shown in Fig. 5.7a. An AC voltage with fixed frequency and amplitude and a DC voltage with swept in time amplitude. The magnitude and frequency of the AC voltage are fixed. The magnitude of the DC voltage is swept in time. The purpose of the DC voltage bias is to allow sampling of the material at different depths in the device. The AC voltage bias provides the small signal bias so the capacitance measurement can be performed at a given depth in the device [40]. A typical high-frequency CV curve of a n-channel



Figure 5.7.: AC and DC voltage of a CV measurement [40] (a) and typical CV curve of a n-channel MOSFET (b).

MOSFET is shown in Fig. 5.7b. The three modes of operation, accumulation, depletion and inversion, are well defined in the curve.

For a n-channel MOSFET, the oxide capacitance  $C_{\rm OX}$  is obtained in the strong accumulation region. This is where the voltage is negative enough that the capacitance is essentially constant and the CV curve is almost flat. The oxide thickness can also be extracted from the oxide capacitance. Note that for very thin oxides the slope of the CV curve does not flatten and the measured oxide capacitance differs from the actual oxide capacitance. However this is not the case for the power MOSFETs measured in this thesis due to their very thick oxide ( $d_{\rm OX} \approx 70$  nm). In strong accumulation, the MOSFET gate capacitance acts like a parallel plate capacitor. The oxide thickness is then given by the simple equation

$$d_{\rm OX} = \frac{A_{\rm G}}{C_{\rm OX}} \varepsilon_{\rm SiO_2} \tag{5.16}$$

with the gate area  $A_{\rm G}$  and the permittivity of the oxide  $\varepsilon_{\rm SiO_2}$ .

#### 5.3. Charge pumping

The following review on charge pumping is a based on the references [13, 41, 42].

#### 5.3.1. Motivation

Charge pumping (CP) is a important and reliable technique for the characterization of interface traps in MOSFETs. The technique was first described by Brugler and Jespers in 1969 [43]. Interface traps are of high interest because they are located in the region where the channel of the MOSFET forms. Charged traps act as scattering centers and reduce the mobility. Therefore, interface traps affect the electrical properties of the devices. Nowadays, CP is used in semiconductor industry as standard characterization tool for monitoring process stability and device reliability.

#### 5.3.2. Fundamentals

The method is based on the interaction between free carriers of the semiconductor valence and conduction bands with trap states at the semiconductor-dielectric interface. The main idea is the detection of interface traps due to their capability to keep carriers for a certain amount of time. The following discharge of the trap leads to a detectable current. The measurement itself is done by high frequency pulsing the gate between accumulation and inversion while source and drain is grounded. Figure 5.8 shows the basic principle of CP for an n-channel MOSFET. A high gate voltage leads to inversion causing a negative charging of traps by electrons. Afterwards the gate bias is switched back to accumulation. Non-captured channel electrons flow back to drain/source. Accumulated holes recombine with the trapped electrons causing an detectable charge pumping current  $I_{\rm CP}$  at the bulk.

The resulting substrate current is proportional to the number of trapping centers at the semiconductor-dielectric interface. The maximum charge pumping current  $I_{\rm CP}^{\rm max}$  can be calculated as

$$I_{\rm CP}^{\rm max} = A_{\rm G} f q N_{\rm CP} \tag{5.17}$$



Figure 5.8.: Basic principle of charge pumping for a n-channel MOSFET. During the high level of the gate pulse, inversion leads to a trapping of carriers at the interface (left). During the low level of the pulse the trapped (stored in interface states) carriers become re-emitted causing a detectable charge pumping current at the bulk. [41]

where  $A_{\rm G}$  is the effective gate area, f the frequency of the gate pulse, q the electronic charge and  $N_{\rm CP}$  the number of pumped charges per unit area.

The average density of interface states  $D_{it}$  is given by

$$\overline{D_{\rm it}} = \frac{N_{\rm CP}}{\Delta E_{\rm CP}} \tag{5.18}$$

for a certain active charge pumping window  $\Delta E_{\rm CP}$ . The value of  $\Delta E_{\rm CP}$  depends on several parameters like the rise/fall time of the gate pulse, the temperature and of course the material parameters. The exact value of  $\Delta E_{\rm CP}$  can be deduced from Shockley-Read-Hall (SRH) theory from capture and emission time constants [44]. Using equation 5.17 and equation 5.18 one can write the average  $D_{\rm it}$  as a function of  $\Delta E_{\rm CP}$  as

$$\overline{D_{\rm it}} = \frac{I_{\rm CP}^{\rm max}}{A_{\rm G} f \Delta E_{\rm CP}}.$$
(5.19)

If the slope of the gate pulse is too steep or the channel of the devices is too long, a geometric charge pumping current  $I_{\rm CP}^{\rm geo}$  may superimpose the real  $I_{\rm CP}$ . The  $I_{\rm CP}^{\rm geo}$  is due to carriers which do not leave the channel area fast enough during the transition of the gate pulse. One can effectively avoid this effect by using devices with short channels, less steep gate pulses or applying a slight reverse bias to the source-drain pn-junction to evacuate the channel more efficiently and simultaneously decrease the channel width by increasing the space-charge-regions of the junction. G. Van den Bosch [45] published a simple method to determine the presence of any geometric component. For short channel devices and less steep gate pulses, the  $I_{\rm CP}^{\rm geo}$  is negligible in most cases.

#### Trap emission and trap capture

CP relies on the finite emission and capture time of carriers into traps. In SRH theory, the transition probability between a trap and the semiconductor valence and conduction bands is described by means of the transition time constants  $\tau$ . Meaning a transition occurs with a probability of  $(1 - 1/e) \approx 63\%$  until the time  $\tau$ . In general, one has to distinguish between electron and hole capture or emission. In SRH theory the time constant for electron capture  $\tau_{cn}$  is approximately given as

$$\tau_{\rm cn} = \frac{1}{\nu_{\rm thn} \sigma_{\rm n} n_{\rm s}} \approx \frac{1}{\nu_{\rm thn} \sigma_{\rm n} N_{\rm C}} \cdot \exp\left(\frac{E_{\rm C} - E_{\rm Fn}}{k_{\rm B} T}\right)$$
(5.20)

and for hole capture as

$$\tau_{\rm cp} = \frac{1}{\nu_{\rm thp} \sigma_{\rm p} p_{\rm s}} \approx \frac{1}{\nu_{\rm thp} \sigma_{\rm p} N_{\rm V}} \cdot \exp\left(\frac{E_{\rm Fp} - E_{\rm V}}{k_{\rm B} T}\right)$$
(5.21)

with the concentration of free holes  $p_{\rm s}$  and electrons  $n_{\rm s}$ , the effective density of states in the conduction  $N_{\rm C}$  and valence band  $N_{\rm V}$ , the quasi Fermi levels for electrons  $E_{\rm Fn}$  and holes  $E_{\rm Fp}$  at the interface, the capture cross section for electrons  $\sigma_{\rm n}$  and holes  $\sigma_{\rm p}$  and the thermal velocity of electrons  $\nu_{\rm thn}$  and holes  $\nu_{\rm thp}$ . The counterpart to the capture process is the emission process. It is understood as a transition from a lower to a higher energy state. If an electron is emitted from a defect state into the conduction band it is called electron emission. If a hole is emitted from a defect state into the valence band, it is called hole emission. The emission time constants for holes  $\tau_{\rm ep}$  and electrons  $\tau_{\rm en}$  can be approximated as

$$\tau_{\rm en} = \frac{1}{\nu_{\rm thn} \sigma_{\rm n} n} \approx \frac{1}{\nu_{\rm thn} \sigma_{\rm n} N_{\rm C}} \cdot \exp\left(\frac{E_{\rm C} - E_{\rm t}}{k_{\rm B} T}\right)$$
(5.22)

and

$$\tau_{\rm ep} = \frac{1}{\nu_{\rm thp} \sigma_{\rm p} p} \approx \frac{1}{\nu_{\rm thp} \sigma_{\rm p} N_{\rm V}} \cdot \exp\left(\frac{E_{\rm t} - E_{\rm V}}{k_{\rm B} T}\right)$$
(5.23)

with the free electron density in the conduction band n and the free hole density in the valence band p when the energy of the Fermi-level is equal to the energy of the trap  $(E_{\rm F} = E_{\rm t})$ .

#### CP threshold and flat band voltage

Figure 5.9 shows the typical pulse setup for a CP measurement. According to equations 5.20 and 5.21, the capture time constants are exponentially dependent on the energy difference between the band edges and the Fermi level. Therefore, the capture and emission time depend strongly on the pulse low  $V_{\rm GL}$  and high levels  $V_{\rm GH}$ . The minimum time required to fill all trap levels below  $E_{\rm Fn}$  during the high level duration of the gate pulse  $t_{\rm H}$  is approximately  $\tau_{\rm cn}$ . The minimum time required to empty all trap levels above  $E_{\rm Fp}$  during the low level duration of the gate pulse  $t_{\rm L}$  is approximately  $\tau_{\rm cp}$ . This means there is a critical upper Fermi level position  $E_{\rm Fn}^{\rm crit}$  defined by  $V_{\rm GH}$  and a critical lower Fermi level position  $E_{\rm Fp}^{\rm crit}$  defined by  $V_{\rm GL}$  which must be exceeded to ensure complete filling or emptying. This critical levels can be calculated using equations 5.20 and 5.21 by setting  $\tau_{\rm cp} \approx t_{\rm L}$  and  $\tau_{\rm cn} \approx t_{\rm H}$ :

$$E_{\rm Fn}^{\rm crit} \approx E_{\rm C} - k_{\rm B}T \cdot \ln\left(\nu_{\rm thn}\sigma_{\rm n}N_{\rm C}t_{\rm H}\right) \tag{5.24}$$

$$E_{\rm Fp}^{\rm crit} \approx E_{\rm V} - k_{\rm B}T \cdot \ln\left(\nu_{\rm thp}\sigma_{\rm p}N_{\rm V}t_{\rm L}\right) \tag{5.25}$$

The voltages corresponding to  $E_{\rm Fn}$  and  $E_{\rm Fp}$  are called CP threshold voltage  $V_{\rm TH}^{\rm CP}$  and CP flatband voltage  $V_{\rm FB}^{\rm CP}$ , respectively. The maximum charge pumping current  $I_{\rm CP}^{\rm max}$  is only achieved if the gate pulse exceeds both  $V_{\rm TH}^{\rm CP}$  and  $V_{\rm FB}^{\rm CP}$ .



Figure 5.9.: Typical pulse geometry for a CP measurement. The  $I_{\rm CP}$  depends on the total amplitude  $\Delta V_{\rm G}$ , the duration of the high  $t_{\rm H}$  and low  $t_{\rm L}$  level, the rise  $t_{\rm r}$  and fall  $t_{\rm f}$  time and the frequency f of the gate pulse.

#### CP active energy window

As mentioned before, the energy window of every CP measurement does not cover the entire band gap. In principle, the active energy window could cover the entire band gap if the rise  $t_r$  and fall time  $t_f$  of the gate pulse would be infinitely fast. However, in experiment one cannot switch arbitrarily fast. The obvious reason is the limited speed of the measurement equipment making a zero-time switch impossible from the hardware point of view. Furthermore, one has to slow down the switching speed to allow non-captured carriers to leave the channel area. Therefore, the active energy window in a CP measurement is always smaller than the entire band gap because some of the trapped carriers are re-emitted during the transition of the gate pulse. The time spans where carriers can get lost are termed emission times and are given by the relevant fractions of the rising and falling pulse slopes:

$$t_{\rm en} = \frac{V_{\rm TH}^{\rm CP} - V_{\rm FB}^{\rm CP}}{\Delta V_{\rm G}} t_{\rm f}$$
(5.26)

$$t_{\rm ep} = \frac{V_{\rm TH}^{\rm CP} - V_{\rm FB}^{\rm CP}}{\Delta V_{\rm G}} t_{\rm r}$$
(5.27)

The upper boundary of the active energy window  $\Delta E_{\rm CP}$  is now given by the trap state  $E_{\rm t}$  which has an electron emission time constant  $\tau_{\rm en}$  equal to  $t_{\rm en}$ . The lower boundary of  $\Delta E_{\rm CP}$  is equal to the trap state  $E_{\rm t}$  which has an hole emission time constant  $\tau_{\rm ep}$  equal to  $t_{\rm ep}$ . Using the equations 5.26 and 5.27 and setting them equal to 5.22 and 5.23 one can calculate the active energy window:

$$\Delta E_{\rm CP} = E_{\rm G} - 2k_{\rm B}T \cdot \log\left(\sqrt{\nu_{\rm thn}\nu_{\rm thp}}\sqrt{\sigma_{\rm n}\sigma_{\rm p}}\sqrt{N_{\rm C}N_{\rm V}}\sqrt{t_{\rm f}t_{\rm r}} \cdot \frac{V_{\rm TH}^{\rm CP} - V_{\rm FB}^{\rm CP}}{\Delta V_{\rm G}}\right)$$
(5.28)

By using the intrinsic carrier density  $n_i$ :

$$n_{\rm i} = \sqrt{N_{\rm C} N_{\rm V}} \exp\left(-\frac{E_{\rm G}}{2k_{\rm B}T}\right) \tag{5.29}$$

one can reformulate this to:

$$\Delta E_{\rm CP} = 2k_{\rm B}T \cdot \log\left(\frac{\Delta V_{\rm G}}{n_{\rm i}\sqrt{\nu_{\rm thn}\nu_{\rm thp}}\sqrt{\sigma_{\rm n}\sigma_{\rm p}}\sqrt{t_{\rm f}t_{\rm r}}(V_{\rm TH}^{\rm CP} - V_{\rm FB}^{\rm CP})}\right)$$
(5.30)

An experimental way to determine  $V_{\text{FB}}^{\text{CP}}$  and  $V_{\text{TH}}^{\text{CP}}$  is shown in the next section (see figure 5.13).

#### Two-level CP measurement techniques

Most common techniques for CP measurements are the so-called two-level techniques. The  $I_{\rm CP}$  is controlled by the two levels of the gate pulse. The high level  $V_{\rm GH}$  and the low level  $V_{\rm GL}$ .

The most frequently used CP technique in literature is the constant amplitude technique. The levels  $V_{\rm GL}$  and  $V_{\rm GH}$  are changed simultaneously while the amplitude of the gate pulse is kept constant. Figure 5.10 shows the response of the  $I_{\rm CP}$  on the gate pulse. The measurement usually starts in accumulation. As soon as the high level of the gate pulse comes close to the charge pumping threshold voltage  $V_{\rm TH}^{\rm CP}$  the  $I_{\rm CP}$  increases significantly and saturates when  $V_{\rm GL} < V_{\rm FB}^{\rm CP}$  and  $V_{\rm GH} > V_{\rm TH}^{\rm CP}$ . For constant amplitude CP measurements,  $V_{\rm FB}^{\rm CP}$  and  $V_{\rm TH}^{\rm CP}$  are probed at the same time. If the doping changes along the channel also  $V_{\rm FB}^{\rm CP}$  and  $V_{\rm TH}^{\rm CP}$  changes as a function of the position. This makes it hard to interpret the  $I_{\rm CP}$  curves because there might be a unknown decrease in the  $I_{\rm CP}$  due to a simultaneously rising low level of the pulse above  $V_{\rm FB}^{\rm CP}$  like shown in figure 5.12.

To avoid this problem, one can use the fixed base level or fixed high level CP technique shown in figure 5.11. By doing so, the  $I_{\rm CP}$  is only dependent on the high or low pulse level and not on both. For a constant base the measurement starts with a low  $\Delta V_{\rm G}$ at a very low  $V_{\rm GL}$ .  $\Delta V_{\rm G}$  is increased stepwise until a saturation of  $I_{\rm CP}$  occurs. Figure 5.13 shows the outcome of a constant base and constant high level CP measurement. The values of  $V_{\rm GL} < V_{\rm FB}^{\rm CP}$  and  $V_{\rm GH} > V_{\rm TH}^{\rm CP}$  can be determined by the derivation of the  $I_{\rm CP}$  allowing a further tuning of  $V_{\rm GL}$  and  $V_{\rm GH}$  and therefore decreasing measurement time. Note that the maintenance of  $\Delta E_{\rm CP}$  is very important for a constant base/high measurement. Therefore one has to keep the slope of the gate pulse ( $\Delta V_{\rm G}/\Delta t$ ) constant.



Figure 5.10.: Schematic impact of the gate pulse level (a) on the charge pumping current  $I_{\rm CP}$  (b). In deep accumulation with  $V_{\rm GL}$  and  $V_{\rm GH}$  below  $V_{\rm FB}^{\rm CP}$ , no  $I_{\rm CP}$  is detected (area 1). As soon as  $V_{\rm GH}$  comes close to  $V_{\rm TH}^{\rm CP}$ , the  $I_{\rm CP}$  starts to increase and stays at maximum as long as  $V_{\rm GL} < V_{\rm FB}^{\rm CP}$  and  $V_{\rm GH} > V_{\rm TH}^{\rm CP}$  holds.



Figure 5.11.: Pulse level evolution for constant base level (a) and constant high level (b) CP techniques. The maximum  $I_{\rm CP}$  is achieved as soon as the gate pulse encompasses  $V_{\rm FB}^{\rm CP}$  and  $V_{\rm TH}^{\rm CP}$ .



Figure 5.12.: Constant amplitude CP for a lightly doped drain (LDD) MOSFET. The  $I_{\rm CP}$  mixes up for the channel and the LDD area like shown on the right. Therefore it is harder to distinguish the right values for  $V_{\rm GL}$  and  $V_{\rm GH}$  to cover the  $I_{\rm CP}$  of the whole area. [41]



Figure 5.13.: Constant base level (left column) and constant high level (right column) CP for a LDD MOSFET. The  $I_{\rm CP}$  response is shown in row 2. In contrast to constant amplitude CP, it is easy to distinguish the  $I_{\rm CP}$  for each area. The determination of  $V_{\rm FB}^{\rm CP}$  and  $V_{\rm TH}^{\rm CP}$  can be done by the derivation of the  $I_{\rm CP}$  curve like it is shown in the third row. [41]

# 6

### **MOSFET** stress techniques

#### 6.1. Bias temperature instability

#### 6.1.1. Motivation

Bias temperature instability (BTI) is a key reliability issue in modern MOSFETs. BTI is the instability of important MOSFET parameters like the threshold voltage shift  $\Delta V_{\rm th}$ due to a gate bias. BTI causes a change in the output characteristics ( $I_{\rm D}$ - $V_{\rm G}$ -curve) of the device. The change in the drain current  $I_{\rm D}$  is a damage of the MOSFET and might lead to malfunction also in other parts of the circuit. Therefore it is of great interest to minimize the threshold voltage shift caused by bias temperature instability to maximize the device reliability.

#### 6.1.2. Stress mechanics

One distinguishes between negative bias temperature instability (NBTI) and positive bias temperature instability (PBTI) according to a positive or negative stress bias on the gate electrode with respect to all other contacts of the device. The stress itself is called positive bias temperature stress (PBTS) or negative bias temperature stress (NBTS) (see figure 6.1).



Figure 6.1.: Schematic drawing of PBTS and NBTS.

The trapping mechanisms of BTI are similar to the trapping mechanisms in charge pumping CP (see section 5.3). During the high/low level of the gate pulse, carriers are trapped at or near the SiC-SiO<sub>2</sub> interface region (see figure 6.2). In charge pumping most of the carriers trapped have a short capture time constant ( $\tau_{cn}$  for electrons or  $\tau_{cp}$  for holes as mentioned in 5.3) because the high level of the gate pulse is only maintained for a short period of time (typically some ms). For BTI the gate is biased for a much longer time. Therefore, more and more carriers can occupy traps.



Figure 6.2.: Schematic drawing of BTI-caused carrier trapping in MOSFETs interface or near interface traps indicated as white circles.

The impact of the BTI on the transfer characteristic of an n-channel MOSFET is shown in Fig. 6.3. If the gate is stressed with a positive bias, electrons are captured (or holes emitted) near the interface causing a threshold voltage shift  $\Delta V_{\rm th}$  to a higher voltage (red arrow). A negative bias causes electron emission (or hole trapping). In this case the threshold voltage is shifted to lower voltages (blue arrow). The degradation caused by BTI exhibits logarithmic dependence on time (see Fig. 6.4).



Figure 6.3.: Impact of bias temperature stress on the  $I_{\rm D}$ - $V_{\rm G}$  characteristics of an nchannel MOSFET. The positive stress causes electron trapping near the interface which results in a threshold voltage shift to the right. Negative bias stress empties the traps causing a threshold voltage shift to the left. For a p-channel MOSFET the threshold voltage shifts the other way around.

The density of charges at the interface n can be extracted from the equation for the capacitance

$$C_{\rm OX} = \frac{Q}{V} = \frac{nq}{V} \tag{6.1}$$

which leads to

$$n = \frac{C_{\rm OX}}{q} V. \tag{6.2}$$

The change in the number of charges at the interface (trapped charges)  $\Delta n$  after positive or negative bias stress can therefore be calculated from the threshold voltage shift  $\Delta V_{\rm th}$  by the formula



(6.3)

Figure 6.4.: Impact of positive bias stress of 30 V on a n-channel SiC-MOSFET at 150 °C. The threshold voltage shift exhibits a logarithmic dependence on the stress time.

#### 6.2. Hot carrier degradation

In this thesis, no hot carrier degradation (HCD) stress was done. However, for completeness this section gives a short overview on HCD because it is one of the most important stress techniques for high-power devices.

Carriers in a the channel of a MOSFET are accelerated by the lateral electric field caused by the voltage between source and drain  $V_{\text{DS}}$ . By increasing  $V_{\text{DS}}$ , carriers might be able to reach very high kinetic energies (*hot* electrons). The carrier energy is lost in two different ways. First, the carriers may cause impact ionization close to the drain region. If the impact ionization creates an electron-hole pair within the space charge region, the electron-hole pair is separated by the electric field of the space charge region. This is the reason why a substrate current can be observed during HCD stress. Second, the carriers might overcome a potential barrier for the activation of point defects close to the semiconductor-insulator interface. These defects act as charges causing poor electrical behavior of the device. Similar to BTI, HCD causes a threshold voltage shift  $\Delta V_{\rm th}$  and furthermore a strong decrease in the mobility  $\mu$ . The degradation caused by HCD is located near the drain side of the device. The reason for this is the larger kinetic energy of the carriers in this region.



Figure 6.5.: Schematic drawing of a HCD stress. Hot carriers (red arrows) are causing impact ionization and creation of electron-hole pairs and the activation of interface/near interface defects (red circle).

## Part III.

## RESULTS

# 7

## Impact of nitric oxide post oxidation anneal on the bias temperature instability and the on-resistance

The content of this chapter has been published in the proceedings of the European Conference of Silicon Carbide and Related Materials 2014 (ECSCRM)

#### 7.1. Motivation

High temperature annealing in an nitric oxide (NO) or nitrous oxide (N<sub>2</sub>O) containing atmosphere is an important process to enhance the electrical properties of SiC devices. However, there are still a lot open questions concerning the microscopic mechanisms of the annealing process. The impact of the post oxidation anneal (POA) depends on multiple parameters like the POA temperature  $T_{POA}$ , POA time  $t_{POA}$ , gas composition and of course all additional interface characteristics of the device itself (e.g. oxide growth



Figure 7.1.: Available NO-POA time and temperature combinations.

techniques and crystal faces). Therefore, further optimizing the POA process is one of the important steps to produce improved devices in the future.

This chapter describes the impact of the NO-POA time  $t_{\rm POA}$  and NO-POA temperature  $T_{\rm POA}$  on the on-resistance  $R_{\rm on}$  and on the device reliability (threshold voltage shift  $\Delta V_{\rm th}$ ) during positive bias temperature stress (PBTS).

#### 7.2. Experimental setup

The MOSFETs were fabricated on 4H-SiC substrates. The devices have a 70 nm thick  $\text{SiO}_2$  oxide deposited via chemical vapor deposition (CVD). The oxide thicknesses were verified via CV measurements using an Agilent 4294A impedance analyzer. All samples were annealed in an NO containing atmosphere at various temperatures and times. The available combinations are shown in Fig. 7.1.

At least four devices of each NO-POA process variant were subjected to PBTS at 150 °C according to the test procedure outlined in figure 7.2. The PBTS duration was increased by a factor of ten from one stress run to the next. A positive stress voltage of 30 V was chosen which corresponds to an electric field of about  $4.3 \text{ MV cm}^{-1}$ . As indicated in Fig. 7.2, the characterization also contains a low non-destructive negative bias phase of -10 V ( $-1.4 \text{ MV cm}^{-1}$ ) for 1 second to accumulate holes at the SiC-SiO<sub>2</sub> interface. This bias phase removes a large fraction of the threshold voltage drift. The measurements were

performed using an Agilent B1500A parameter analyzer. The overall PBTS time for all samples was 1111 seconds (4 cycles). The on-resistances of the unstressed devices were measured on roughly 80 virgin samples of each NO-POA split group. The complete measurement setup is sketched in Fig. 7.3.



Figure 7.2.: Test procedure for PBTS measurements. The PBTS duration was increased by a factor of ten from one cycle to the next. A positive stress voltage of 30 V was chosen which corresponds to an electric field of about 4.3 MV cm<sup>-1</sup>. Before and after the stress, an  $I_{\rm D}$ -V<sub>G</sub> curve was measured to analyze the shift caused by the stress. A low non-destructive negative bias phase of -10 V resulting in an electric field of -1.4 MV cm<sup>-1</sup> was used to analyze the recovery behaviour of the  $\Delta V_{\rm th}$ .



Figure 7.3.: Schematic experimental setup. The Agilent B1500 parameter analyzer was used as current or voltage source. Capacitance-voltage measurements were done with the Agilent 4294A impedance analyzer. The chuck temperature was controlled by the ATT Systems P40 cooling unit. An Agilent E5150A switching matrix was used to connect multiple needles to one device.

#### 7.3. The impact of the annealing temperature

The change in threshold voltage shift  $\Delta V_{\text{th}}$  and on-resistance  $R_{\text{on}}$  for a constant POA time of 205 minutes and various POA temperatures  $T_{\text{POA}}$  is shown in Fig. 7.4. A significant trend is observed for both threshold voltage shift and on-resistance. For  $\Delta V_{\text{th}}$ , the measurement shows a decrease with higher POA temperature  $T_{\text{POA}}$  (see Fig. 7.4a) which can be described by a linear model

$$\Delta V_{\rm th} = 0.433 \,\mathrm{V} - 2.09 \times 10^{-4} \,\mathrm{V} \,\mathrm{K}^{-1} \cdot T_{\rm POA}. \tag{7.1}$$

In contrast to the  $\Delta V_{\text{th}}$ , the  $R_{\text{on}}$  is increasing with  $T_{\text{POA}}$  (see Fig. 7.4b). The impact of the POA temperature on the  $R_{\text{on}}$  can be described as

$$R_{\rm on} = -0.419\,\Omega + 3.91 \times 10^{-4}\,\Omega\,\mathrm{K}^{-1} \cdot T_{\rm POA}.$$
(7.2)

The opposite impact of the POA temperature at constant POA time on the threshold voltage shift and the on-resistance leads to the  $\Delta V_{\text{th}}$ - $R_{\text{on}}$  correlation shown in Fig. 7.7.

This means optimizing the NO-POA temperature for low on-resistance has negative effects on the threshold voltage shift and vice versa.



Figure 7.4.: Impact of  $T_{\text{POA}}$  on the threshold voltage shift (a) and the on-resistance (b).



Figure 7.5.:  $\Delta V_{\rm th}$  vs  $R_{\rm on}$  for various POA temperatures and constant POA time of 205 min.

#### 7.4. The impact of the annealing time

The change in threshold voltage shift and on-resistance for a constant  $T_{\text{POA}}$  of 1220 °C and various POA times is shown in Fig. 7.6. Like the post oxidation anneal (POA)

temperature (section 7.3), also the POA time  $t_{\text{POA}}$  shows a different impact on  $\Delta V_{\text{th}}$  and  $R_{\text{on}}$ . For  $\Delta V_{\text{th}}$ , the measurement shows a decrease with longer POA time (see Fig. 7.6a) which can be described by

$$\Delta V_{\rm th} = 0.174 \,\mathrm{V} - 3.52 \times 10^{-6} \,\mathrm{V \, s^{-1}} \cdot t_{\rm POA}. \tag{7.3}$$

The  $R_{\rm on}$  is increasing with  $t_{\rm POA}$  (see Fig. 7.6b) and can be described as

$$R_{\rm on} = 0.132\,\Omega + 2.33 \times 10^{-6}\,\Omega\,{\rm s}^{-1} \cdot t_{\rm POA}.$$
(7.4)

The contrary impact of the POA time at constant POA temperature on the threshold voltage shift and the on-resistance leads to the  $\Delta V_{\rm th}$ - $R_{\rm on}$  correlation shown in figure 7.7. Therefore, also for a NO-POA at constant temperature one has to optimize the  $t_{\rm POA}$  for both  $R_{\rm on}$  and  $\Delta V_{\rm th}$  depending on the design target.



Figure 7.6.: Impact of  $t_{POA}$  on the threshold voltage shift (a) and the on-resistance (b).



Figure 7.7.:  $\Delta V_{\text{th}}$  vs  $R_{\text{on}}$  for various POA times and a constant POA temperature of 1220 °C.

#### 7.5. Combined impact of POA temperature and POA time

The impact of the POA time and POA temperature is shown in Fig. 7.8 for the threshold voltage shift and in Fig. 7.9 for the on-resistance. The same trend as before is observed. As shown in Fig. 7.8, the NO-POA causes a increase in threshold voltage shift for shorter NO-POA times and lower NO-POA temperatures. The total increase in threshold voltage shift is about 90% within the measured nitric oxide (NO)-POA range. As opposed to the change in  $\Delta V_{\rm th}$ , the on-resistance of the devices increases with NO-POA temperature and time as shown in Fig. 7.9. The overall increase in  $R_{\rm on}$  is about 60%. This means that a NO-POA process optimized for low  $R_{\rm on}$  tends to show an increased threshold voltage shift (see section 7.6). Note that the observed change in  $R_{\rm on}$  cannot be explained by a change in oxide capacitance  $C_{\rm OX}$  because  $R_{\rm on}$  is inversely proportional to  $C_{\rm OX}$  in standard transistor models and the maximum change in  $C_{\rm OX}$  during the NO-POA is only about 15%.



Figure 7.8.: Threshold voltage shift  $\Delta V_{\rm th}$  as a function of POA time and POA temperature.



Figure 7.9.: On-resistance  $R_{on}$  as a function of POA time and POA temperature.

## **7.6.** Threshold voltage shift as a function of on-resistance and the impact of the negative bias

A NO-POA process optimized for low  $R_{\rm on}$  tends to show an increased threshold voltage shift and vice versa as shown in Fig. 7.10. A large fraction of the  $\Delta V_{\rm th}$  can be straightforwardly recovered by applying a negative bias of -10 V to the gate. A negative pulse of one second results in the recovery of roughly 65% of the  $\Delta V_{\rm th}$  (see Fig. 7.11). This indicates that some defects which trap electrons during PBTS can be efficiently discharged by applying a negative bias to the gate. Similar observations on Si-MOSFETs were attributed to charging and discharging of near-interface oxide traps [46].



Figure 7.10.: The contrary impact of the NO-POA temperature and time on the threshold voltage shift and the on-resistance leads to the  $\Delta V_{\text{th}}$ - $R_{\text{on}}$  characteristics shown in (a). The impact of the -10 V negative bias is shown in (b). The values are normalized to the wafer with the smallest threshold voltage shift after 1111s stress ( $\diamond$ ).

The fraction of recoverable shift ( $\approx 65\%$ ) is independent of the NO-POA time and temperature (see Fig. 7.11). This indicates the defect types annealed by every NO-POA process variant are the same. Only the amount of annealed defects changes for every NO-POA split.



Figure 7.11.: Recoverable part of the threshold voltage shift for a negative bias of -10 V for one second. The amount of shift recovered does not depend on the NO-POA time or temperature.

#### 7.7. Defect analysis

Despite a large  $\Delta V_{\rm th}$  ( $\approx 600 \,\mathrm{mV}$ ), only a negligibly small decrease in the low field mobility (< 4%) could be detected after 1111 seconds PBTS. Interface defects act as scattering centers and degrade the mobility. This supports the idea that most of the degradation during PBTS happens within the oxide or near the SiO<sub>2</sub>/SiC interface.

According to section 5.3, charge pumping (CP) is a sensitive tool to measure the density of interface traps. Therefore CP measurements were done to estimate the number of interface traps caused by PBTS. Due to a non changing mobility after PBTS, also the  $I_{\rm CP}$  should stay the same if the traps are not located at the interface. Figure 7.12 shows the  $I_{\rm CP}$  for different PBTS stress times and temperatures. The devices were stressed and measured at  $-60 \,^{\circ}{\rm C}$ ,  $30 \,^{\circ}{\rm C}$  and  $150 \,^{\circ}{\rm C}$ . At  $-60 \,^{\circ}{\rm C}$  and  $30 \,^{\circ}{\rm C}$  the  $I_{\rm CP}$  does not change with PBTS time, although the 6600 s positive bias stress at  $-60 \,^{\circ}{\rm C}$  results in about  $550 \,^{\rm mV}$  effective  $\Delta V_{\rm th}$ . Even at  $150 \,^{\circ}{\rm C}$  only a small increase in the  $I_{\rm CP}^{\rm max}$  of about 8 % is observed after a  $36 \,^{6}{\rm co}$  s positive bias stress.

Therefore also the CP measurements suggest traps in the near interface or the oxide are responsible for the threshold voltage shift caused by PBTS.



(a)  $I_{\rm CP}$  for different PBTS stress temperatures and times

(b) Maximum  $I_{\rm CP}$  for different PBTS times and temperatures

Figure 7.12.: Charge pumping current  $I_{\rm CP}$  for different PBTS stress times and temperatures. As shown in (b), PBTS does not have a large impact on the maximum charge pumping current although the stress duration was very long leading to a large threshold voltage shift of several hundred mV. The decrease in  $I_{\rm CP}$  for higher temperatures is due to a narrower CP energy window  $\Delta E_{\rm CP}$ (see section 5.3).

#### 7.8. Summary

The NO-POA time  $t_{POA}$  and NO-POA temperature  $T_{POA}$  have a contrary impact on the on-resistance  $R_{\rm on}$  and on the threshold voltage shift  $\Delta V_{\rm th}$  during positive bias temperature stress (PBTS). The NO-POA causes a decrease in overall threshold voltage shift for longer NO-POA times and higher NO-POA temperatures. Considerable agreement exists [25, 47, 35] that the NO-POA leads to nitrogen incorporation at the SiC/SiO<sub>2</sub> interface and extends a few nanometers into the oxide. It is speculated that nitrogen passivates defects at or near the  $SiC/SiO_2$  interface thereby reducing the number of electron traps and increasing the density of hole traps in the oxide. This would explain a lower threshold voltage shift for enhanced NO-POA time and temperature. In contrast, the  $R_{\rm on}$  increases with  $t_{\text{POA}}$  and  $T_{\text{POA}}$ . The reason for this is not clear at the moment. A possibility is an increase in interface roughness due to nitrogen incorporation similar to what was reported for N<sub>2</sub>O anneals [24] or the formation of a  $SiO_xN_y$  interface layer with different electrical properties [25]. The Si-vacancy is most probably not responsible for the decrease in mobility for increased POA parameters due to a decrease of this defect during nitridation [48]. According to Lelis et al. [49], the main near-interface defect is likely some variation of the E'-type oxide defect, which is associated with an oxygen vacancy. This is the only type of oxide defect reported in SiC-MOSFETs using the electrically detected magnetic resonance (EDMR) technique [50]. The E'-type defect might be responsible for a part of the threshold voltage shift during positive bias temperature stress by catching a second electron at elevated temperatures and become net negatively charged [51].

To conclude, optimizing the NO-POA for low  $R_{\rm on}$  can have negative effects on the threshold voltage stability of the device. To get a reliable SiC MOSFET with excellent performance, one has to optimize the NO-POA for both BTI and  $R_{\rm on}$ .

8

### **Conclusion and Outlook**

The wide band gap semiconductor material silicon carbide (SiC) promise a better performance for future power devices. SiC allows an operation at higher temperature, higher power density, higher voltage and higher frequency than silicon based devices.

The interface between the silicon dioxide and the silicon carbide is mainly responsible for the electrical properties of the device. Defects in this region impact the output characteristics of the devices directly. To reduce the density of interface states the industry uses annealing in certain gas atmospheres. High temperature annealing in nitric oxide (NO) containing atmosphere is an important process to enhance the electrical properties of the devices. This thesis investigates the impact of the NO post oxidation anneal (POA) on the reliability of SiC power MOSFETs. The quality of the POA depends strongly on the POA temperature and the POA time. Therefore, an optimization of the annealing process is of great interest for the industry.

The impact of the annealing time and annealing temperature on the on-resistance and the reliability after bias temperature instability stress tests was investigated in this thesis and a strong dependence on the annealing parameters was observed. The NO-POA time and NO-POA temperature show a contrary impact on the on-resistance  $R_{\rm on}$  and on
the threshold voltage shift  $\Delta V_{\rm th}$  during positive bias temperature stress (PBTS). The NO-POA causes a decrease in threshold voltage shift for longer NO-POA times and higher NO-POA temperatures. In contrast, the on-resistance increases with POA time and POA temperature. The best device performance is observed for POA temperatures below 1180 °C and POA times of at least 200 minutes. Both, on-resistance and threshold voltage shift show the best results within the design of experiment.

The main mechanisms and/or defects responsible for bias temperature instability and mobility limiting factors in 4H-SiC devices are still unknown. A possible explanation is an increase in interface roughness due to nitrogen incorporation and further oxidation during (high-temperature) POA or the formation of a SiO<sub>x</sub>N<sub>v</sub> interface layer with different electrical properties. Further investigations on interface roughness and composition are possible by electron energy loss spectroscopy (EELS) or X-ray reflectometry (XRR) and might lead to a better understanding of the modifications at the interface caused by the post oxidation anneal. The silicon vacancy causes an decrease of mobility and is significantly reduced by nitridation [48]. Thus, the Si-vacancy is most probably not responsible for the decrease in mobility for increased POA parameters. According to Lelis et al. [49], the main near-interface defect is likely some variation of the E'-type oxide defect, which is associated with an oxygen vacancy. This is the only type of oxide defect reported in SiC-MOSFETs using the electrically detected magnetic resonance (EDMR) technique [50]. The E'-type defect might be responsible for a part of the threshold voltage shift during positive bias temperature stress by catching a second electron at elevated temperatures and become net negatively charged [51].

Although significant improvements on the device reliability and characteristics were achieved in the last years, further investigations on the defects are necessary for further device improvements. The most promising techniques for the defect identification are the time dependent defect spectroscopy (TDDS) and electrically detected magnetic resonance (EDMR) measurements combined with theoretical density functional theory (DFT) simulations.

## Symbols

Symbol	Description	Unit
$A_{\rm G}$	gate area of a MOSFET	$\mathrm{cm}^2$
$C_{\rm OX}$	Oxide capacitance of the MOSFET	F
$D_{\rm it}$	density of interface traps	$\rm cm^{-2}eV^{-1}$
$E_{\rm C}$	Energy at the bottom of the conduction band	eV
$E_{\rm Fi}$	intrinsic Fermi energy	eV
$E_{\rm Fn}$	quasi Fermi level for electrons	eV
$E_{\rm Fp}$	quasi Fermi level for holes	eV
$E_{\rm F}$	Fermi energy	eV
$E_{\rm G}$	band gap energy	eV
$E_{\rm V}$	Energy at the top of the valence band	eV
$E_{\rm t}$	trap energy	eV
$I_{\rm CP}$	charge pumping current	А
$I_{\rm D}$	drain current	А
$I_{\rm CP}^{\rm geo}$	geometric charge pumping current	А
$I_{\rm CP}^{\rm max}$	maximum charge pumping current	А
$N_{\rm CP}$	number of pumped charges per unit area	$\mathrm{cm}^{-2}$
$N_{ m C}$	effective density of states in the conduction band	${\rm cm}^{-3}$
$N_{\rm V}$	effective density of states in the valence band	${\rm cm}^{-3}$
$R_{\rm on}$	on resistance of a MOSFET	Ω
$T_{\rm POA}$	post oxidation annealing temperature	Κ
$T_{\rm d}$	Debye temperature	Κ
T	temperature	Κ
$V_{\rm DS}$	drain-source voltage	V
$V_{\rm TH}^{\rm G}$	threshold voltage extracted by the method of Ghibaudo	V
$V_{\rm TH}$	threshold voltage	V
$V_{\rm FB}^{ m CP}$	charge pumping flat band voltage	V

Symbol	Description	$\mathbf{Unit}$
$V_{\rm FB}$	flat band voltage	V
$V_{\rm GH}$	high level of the gate pulse	V
$V_{\mathrm{GL}}$	low level of the gate pulse	V
$V_{\rm G}$	gate voltage	V
$V_{\rm TH}^{\rm CP}$	charge pumping threshold voltage	V
V	voltage	V
Y	Young's modulus	Pa
$\Delta E_{\rm CP}$	active charge pumping energy window	eV
$\Delta V_{ m G}$	total amplitude of the gate pulse	V
$\Delta V_{ m th}$	threshold voltage shift	V
$\mu_0$	low field mobility	${\rm cm}^2{\rm V}^{-1}{\rm s}^{-1}$
$\mu_{ m EFF}$	effective mobility	${\rm cm}^2  {\rm V}^{-1}  {\rm s}^{-1}$
$\mu_{ m e}$	electron mobility mobility	${\rm cm}^2{\rm V}^{-1}{\rm s}^{-1}$
$\mu_{ m h}$	hole mobility	${\rm cm}^2{\rm V}^{-1}{\rm s}^{-1}$
$\mu_{ m max}$	maximal bulk mobility	${\rm cm}^2{\rm V}^{-1}{\rm s}^{-1}$
$\mu$	mobility	${\rm cm}^2  {\rm V}^{-1}  {\rm s}^{-1}$
$ u_{ m thn}$	thermal drift velocity of electrons	${\rm cms^{-1}}$
$ u_{ m thp}$	thermal drift velocity of holes	${\rm cms^{-1}}$
$\phi_{ m M}$	work function of the metal	V
$\phi_{ m S}$	work function of the semiconductor	V
$\sigma_{ m n}$	capture cross section of electrons	$\mathrm{cm}^{-2}$
$\sigma_{ m p}$	capture cross section of holes	$\mathrm{cm}^{-2}$
$ au_{ m cn}$	time constant for electron capture in SRH theory	S
$ au_{ m cp}$	time constant for hole capture in SRH theory	S
$ au_{\mathrm{en}}$	time constant for electron emission in SRH theory	S
$ au_{ m ep}$	time constant for hole emission in SRH theory	S
au	transition time constant	S
$\theta$	thermal conductivity	$ m Wcm^{-1}K^{-1}$
$\xi_{ m c}$	critical field	${ m MVcm^{-1}}$
$d_{\rm OX}$	Oxide thickness	cm
f	frequency	Hz
$k_{\mathrm{B}}$	Bolzmann constant $k_{\rm B} = 8.617332478 \times 10^{-5}{\rm eV}{\rm K}^{-1}$	$eV K^{-1}$
$n_{ m i}$	intrinsic carrier density	${\rm cm}^{-3}$
$n_{\rm s}$	concentration of free electrons	${\rm cm}^{-3}$
n	free electron density in the conduction band	${\rm cm}^{-3}$

Symbol	Description	$\mathbf{Unit}$
$p_{\rm s}$	concentration of free holes	${\rm cm}^{-3}$
p	free hole density in the valence band	${\rm cm}^{-3}$
q	the elementary charge $1.60217656535\times10^{-19}\mathrm{C}$	$\mathbf{C}$
$t_{\rm H}$	high level duration of the gate pulse	$\mathbf{S}$
$t_{ m L}$	low level duration of the gate pulse	$\mathbf{S}$
$t_{\rm POA}$	post oxidation annealing time	S
$t_{ m f}$	fall time of the gate pulse	S
$t_{ m r}$	rise time of the gate pulse	$\mathbf{S}$

## Acronyms

$I_{\rm D}$ - $V_{\rm G}$ 4H-SiC	drain current vs gate voltage characteristics of a MOSFET.
411-510	specific polytype of the sincon carbide crystal.
Ar	argon.
BTI	bias temperature instability.
С	carbon.
CO	carbon monoxide.
CP	charge pumping.
CV	capacitance-voltage.
CVD	chemical vapor deposition.
ELR	extrapolation in the linear regime.
Н	hydrogen.
HCD	hot carrier degradation.
LDD	lightly doped drain.
MOS	metal oxide semiconductor.
MOSCAP	metal oxide semiconductor capacitor.
MOSFET	metal oxide semiconductor field effect transistor.
Ν	nitrogen.
$N_2$	dinitrogen.
$N_2O$	nitrous oxide.

NBTI	negative bias temperature instability.
NBTS	negative bias temperature stress.
$\mathrm{NH}_3$	ammonia.
NO	nitric oxide.
NRA	nuclear reaction analysis.
0	oxygen.
$O_2$	dioxygen.
OLCAO	orthogonalized linear combination of atomic orbitals method.
PBTI	positive bias temperature instability.
PBTS	positive bias temperature stress.
POA	post oxidation anneal.
RBS	Rutherford backscattering spectrometry.
Si	silicon.
SiC	silicon carbide.
SIMS	secondary ion mass spectrometry.
$\mathrm{SiO}_2$	silicon dioxide.
SRH	Shockley-Read-Hall.
XPS	X-ray photoelectron spectroscopy.

## Bibliography

- X. Shen, E. X. Zhang, C. X. Zhang, D. M. Fleetwood, R. D. Schrimpf, S. Dhar, S.-H. Ryu, and S. T. Pantelides, "Atomic-scale origins of bias-temperature instabilities in SiC SiO<sub>2</sub> structures," *Applied Physics Letters*, vol. 98, 2011.
- [2] K. McDonald, L. C. Feldman, R. A. Weller, G. Y. Chung, C. C. Tin, and J. R. Williams, "Kinetics of NO nitridation in SiO2/4H-SiC," *Joural of Applied Physics*, vol. 93, p. 2257, 2003.
- [3] M. Roschke and F. Schwierz, "Electron mobility models for 4H, 6H, and 3C SiC MESFETs," *Electron Devices, IEEE Transactions on*, vol. 48, no. 7, pp. 1442–1447, 2001.
- [4] A. Laref and S. Laref, Opto- electronic study of SiC polytypes: simulation with semi-Empirical tight-Binding Approach, ch. 16, pp. 389–408. InTech, 2011.
- [5] K. Jarrendahl and R. F. Davis, "Materials properties and characterization of SiC," in SiC Materials and Devices (Y. S. Park, ed.), vol. 52 of Semiconductors and Semimetals, ch. 1, pp. 1 – 20, Elsevier, 1998.
- [6] P. G. Neudeck, R. S. Okojie, and L.-Y. Chen, "High-temperature electronics-a role for wide bandgap semiconductors?," vol. 90, pp. 1065–1076, IEEE, 2002.
- [7] J. Rozen, Electrical properties and reliability of the SiO2/SiC interface. PhD thesis, Vanderbilt University, May 2008.
- [8] J. Casady and R. W. Johnson, "Status of silicon carbide (SiC) as a wide-bandgap semiconductor for high-temperature applications: A review," *Solid-State Electronics*, vol. 39, no. 10, pp. 1409–1422, 1996.

- [9] N. Son, W. Chen, O. Kordina, A. Konstantinov, B. Monemar, E. Janzen, D. Hofman, D. Volm, M. Drechsler, and B. Meyer, "Electron effective masses in 4H SiC," *Applied physics letters*, vol. 66, no. 9, pp. 1074–1076, 1995.
- [10] W. Ching, Y.-N. Xu, P. Rulis, and L. Ouyang, "The electronic structure and spectroscopic properties of 3C, 2H, 4H, 6H, 15R and 21R polymorphs of SiC," *Materials Science and Engineering A*, vol. 422, no. 1, pp. 147–156, 2006.
- [11] G. Zhao and D. Bagayoko, "Electronic structure and charge transfer in 3C-and 4H-SiC," New Journal of Physics, vol. 2, no. 1, p. 16, 2000.
- [12] W. A. Roth and K. Scheel, Landolt-Börnstein. Springer, 2013.
- [13] T. Aichinger, "Implementation of the charge pumping method for MOS characterization into existing soft- and hardware laboratory environment," Master's thesis, University of Graz, 2007.
- [14] S. Dhar, Nitrogen and hydrogen induced trap passivation at the SiO2 4H-SiC interface. PhD thesis, Vanderbilt University, May 2005.
- [15] X. Zhang, Reliability and irradiation effects of 4H-SiC MOS devices. PhD thesis, Graduate School Vanderbilt University, 2013.
- [16] G. Scoggan and T.-P. Ma, "Effects of electron-beam radiation on MOS structures as influenced by the silicon dopant," *Journal of Applied Physics*, vol. 48, no. 1, pp. 294–300, 2008.
- [17] V. Afanasev, F. Ciobanu, S. Dimitrijev, G. Pensl, and A. Stesmans, "Band alignment and defect states at SiC/oxide interfaces," *Journal of Physics: Condensed Matter*, vol. 16, no. 17, p. S1839, 2004.
- [18] M. Bassler, G. Pensl, and V. Afanas' ev, "Carbon cluster model for electronic states at SiC-SiO2 interfaces," *Diamond and Related Materials*, vol. 6, no. 10, pp. 1472–1475, 1997.
- [19] V. Afanasev, F. Ciobanu, S. Dimitrijev, G. Pensl, and A. Stesmans, "Band alignment and defect states at SiC/oxide interfaces," *Journal of Physics: Condensed Matter*, vol. 16, no. 17, p. S1839, 2004.

- [20] R. S. Okojie, M. Xhang, P. Pirouz, S. Tumakha, G. Jessen, and L. J. Brillson, "Observation of 4H-SiC to 3C-SiC polytypic transformation during oxidation," *Applied Physics Letters*, vol. 79, no. 19, pp. 3056–3058, 2001.
- [21] P. Jamet and S. Dimitrijev, "Physical properties of N2O and NO nitrided gate oxides grown on 4H-SiC," *Applied Physics Letters*, vol. 79, p. 323, July 2001.
- [22] P. Jamet, S. Dimitrijev, and P. Tanner, "Effects of nitridation in gate oxides grown on 4H-SiC," *Journal of Applied Physics*, vol. 90, p. 5058, 2001.
- [23] V. V. Afanasev, A. Stesmans, F. Ciobanu, G. Pensl, K. Y. Cheong, and S. Dimitrijev, "Mechanisms responsible for improvement of 4H-SiC/SiO2 interface properties by nitridation," *Applied Physics Letters*, vol. 82, p. 568, 2003.
- [24] N. Soejima, T. Kimura, T. Ishikawa, and T. Sugiyama, "Effect of NH3 post-oxidation annealing on flatness of SiO2/SiC interface," in *Materials Science Forum*, vol. 740, pp. 723–726, Trans Tech Publications, 2013.
- [25] J. Rozen, S. Dhar, M. Zvanut, J. Williams, and L. Feldman, "Density of interface states, electron traps, and hole traps as a function of the nitrogen density in SiO2 on SiC," *Journal of Applied Physics*, vol. 105, no. 12, p. 124506, 2009.
- [26] Z.-Q. Yao, H. Harrison, S. Dimitrijev, D. Sweatman, and Y. Yeow, "High quality ultrathin dielectric films grown on silicon in a nitric oxide ambient," *Applied physics letters*, vol. 64, no. 26, pp. 3584–3586, 1994.
- [27] P. J. Tobin, Y. Okada, S. A. Ajuria, V. Lakhotia, W. A. Feil, and R. I. Hedge, "Furnace formation of silicon oxynitride thin dielectrics in nitrous oxide (N2O): The role of nitric oxide (NO)," *Journal of Applied Physics*, vol. 75, no. 3, pp. 1811–1817, 1994.
- [28] G. Chung, C. Tin, J. Williams, K. McDonald, R. Chanana, R. A. Weller, S. Pantelides, L. C. Feldman, O. Holland, M. Das, *et al.*, "Improved inversion channel mobility for 4H-SiC MOSFETs following high temperature anneals in nitric oxide," *Electron Device Letters, IEEE*, vol. 22, no. 4, pp. 176–178, 2001.
- [29] C.-Y. Lu, J. A. Cooper Jr, T. Tsuji, G. Chung, J. R. Williams, K. McDonald, and L. C. Feldman, "Effect of process variations and ambient temperature on electron mobility at the SiO2/4H-SiC interface," *Electron Devices, IEEE Transactions on*, vol. 50, no. 7, pp. 1582–1588, 2003.

- [30] R. Schoerner, P. Friedrichs, D. Peters, D. Stephani, S. Dimitrijev, and P. Jamet, "Enhanced channel mobility of 4H-SiC metal-oxide-semiconductor transistors fabricated with standard polycrystalline silicon technology and gate-oxide nitridation," *Applied physics letters*, vol. 80, no. 22, pp. 4253–4255, 2002.
- [31] H.-F. Li, S. Dimitrijev, and H. B. Harrison, "Improved reliability of NO-nitrided SiO2 grown on ptype 4H-SiC," *Electron Device Letters*, *IEEE*, vol. 19, no. 8, pp. 279–281, 1998.
- [32] K. Fujihira, N. Miura, K. Shiozawa, M. Imaizumi, K.-i. Ohtsuka, and T. Takami, "Successful enhancement of lifetime for SiO2 on 4H-SiC by N2O anneal," *Electron Device Letters, IEEE*, vol. 25, no. 11, pp. 734–736, 2004.
- [33] G. Chung, C. Tin, J. Williams, K. McDonald, M. Di Ventra, S. Pantelides, L. Feldman, and R. Weller, "Effect of nitric oxide annealing on the interface trap densities near the band edges in the 4H polytype of silicon carbide," *Applied Physics Letters*, vol. 76, no. 13, pp. 1713–1715, 2000.
- [34] S. Dhar, Y. Song, L. Feldman, T. Isaacs-Smith, C. Tin, J. Williams, G. Chung, T. Nishimura, D. Starodub, T. Gustafsson, *et al.*, "Effect of nitric oxide annealing on the interface trap density near the conduction bandedge of 4H-SiC at the oxide 4H-SiC interface," *Applied physics letters*, vol. 84, no. 9, pp. 1498–1500, 2004.
- [35] G. Chung, C. C. Tin, J. R. Williams, K. McDonald, M. Di Ventra, R. Chanana, S. Pantelides, L. C. Feldman, and R. Weller, "Effects of anneals in ammonia on the interface trap density near the band edges in 4H-silicon carbide metal-oxidesemiconductor capacitors," *Applied Physics Letters*, vol. 77, no. 22, pp. 3601–3603, 2000.
- [36] K. Ariyoshi, S. Harada, J. Senzaki, T. Kojima, K. Kojima, Y. Tanaka, and T. Shinohe, "Nitridation effects of gate oxide on channel properties of SiC trench MOSFETs," in *Materials Science Forum*, vol. 778, pp. 615–618, Trans Tech Publ, 2014.
- [37] M. C. Schneider, C. Galup-Montoro, M. B. Machado, and A. I. A. Cunha, "Interrelations between threshold voltage definitions and extraction methods," in *Technical Proceedings of the 2006 NSTI Nanotechnology Conference and Trade Show*, CRC Press, 2006.
- [38] A. Ortiz-Conde, F. G. Sanchez, J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," *Microelectronics*

*Reliability*, vol. 42, no. 42, pp. 583–596, 2002.

- [39] G. Ghibaudo, "New method for the extraction of MOSFET parameters," *Electronics Letters*, vol. 24, April 1988.
- [40] Keithley Instruments, CV Characterization of MOS Capacitors Using the Model 4200 SCS Semiconductor Characterization System, 2896 ed., 2007.
- [41] T. Aichinger and M. Nelhiebel, Hot Carrier Degradation in Semiconductor Devices, ch. Characterization of MOSFET interface states using the Charge Pumping technique. Springer Verlag, 2014.
- [42] T. Aichinger and M. Nelhiebel, "Charge pumping revisited the benefits of an optimized constant base level charge pumping technique for MOSFET analysis," in *Integrated Reliability Workshop Final Report, 2007. IRW 2007. IEEE International*, pp. 63–69, 2007.
- [43] J. S. Brugler and P. G. A. Jespers, "Charge pumping in MOS devices," *IEEE Transactions on Electron Devices*, vol. 16, no. 3, pp. 297–302, 1969.
- [44] W. Shockley and W. Read Jr, "Statistics of the recombinations of holes and electrons," *Physical Review*, vol. 87, no. 5, p. 835, 1952.
- [45] G. V. den Bosch, G. Groeseneken, and H. E. Maes, "On the geometric component of charge-pumping current in MOSFETs," *IEEE Electron Device Letters*, vol. 14, pp. 107–109, 3 1993.
- [46] T. Grasser, K. Rott, H. Reisinger, P. Wagner, W. Gös, F. Schanovsky, M. Waltl, M. Toledano-Luque, and B. Kaczer, "Advanced characterization of oxide traps: the dynamic time-dependent defect spectroscopy," in *IEEE International Reliability Physics Symposium*, pp. 2D.2.1–2D.2.7, 2013.
- [47] S. Dhar, L. C. Feldman, S. Wang, T. Isaacs-Smith, and J. Williams, "Interface trap passivation for SiO<sub>2</sub> (0001) C-terminated 4H-SiC," *Journal of Applied Physics*, vol. 98, 2005.
- [48] M. A. Anders, P. M. Lenahan, C. J. Cochrane, and A. J. Lelis, "Relationship between the 4H-SiC/SiO2 interface structure and electronic properties explored by electrically detected magnetic resonance," in *IEEE Transactions on Electron Devices*, vol. 62, IEEE, February 2015.

- [49] A. J. Lelis, R. Green, D. B. Habersat, and M. El, "Basic mechanisms of thresholdvoltage instability and implications for reliability testing of SiC MOSFETs," in *IEEE Tansactions on electron devices*, vol. 62, IEEE, IEEE, February 2015.
- [50] C. Cochrane, P. Lenahan, and A. Lelis, "An electrically detected magnetic resonance study of performance limiting defects in SiC metal oxide semiconductor field effect transistors," *Journal of Applied Physics*, vol. 109, no. 1, p. 014506, 2011.
- [51] M. Walters and A. Reisman, "Radiation-induced neutral electron trap generation in electrically biased insulated gate field effect transistor gate insulators," *Journal of The Electrochemical Society*, vol. 138, no. 9, pp. 2756–2762, 1991.

## List of Figures

1.1.	Crystal: SiC basis, tetrahedron and stacking position of layers	3
1.2.	Crystal: 4H-SiC lattice and common faces	4
1.3.	Crystal: Electronic structure of multiple SiC polytypes	5
1.4.	Crystal: 4H-SiC electronic structure and density of states	6
2.1.	Device: The MOS structure	9
2.2.	Device: The MOS structure energy band diagram	10
2.3.	Device: bias conditions	11
2.4.	Device: Basic principle of a MOSFET	12
2.5.	Device: Output characteristics of a MOSFET	13
3.1.	Defects: defects types in a MOSFET	16
3.3.	Defects: Acceptor-like and donor-like trap states in their charging conditions.	16
3.2.	Defects: 4H-SiC density of interface states	17
3.4.	Defects: Defect contribution to the density of states	18
4.1.	Annealing: Mobility and density of interface states with and without NO	
	anneal	20
4.2.	Annealing: Interface composition of annealed samples	22
4.3.	Annealing: SIMS profiles for NO and N2O annealed samples	23
4.4.	Annealing. Amount of nitrogen and oxygen at the interface for NO POA	24
	Timeaning. Timeanit of introgen and oxygen at the interface for iter i	24
4.5.	Annealing: NH3 density of interface states, mobility and SIMS profile	24 24
4.5. 5.1.	Annealing: NH3 density of interface states, mobility and SIMS profile Output characteristics: Extraction of the threshold voltage	24 24 28
<ul><li>4.5.</li><li>5.1.</li><li>5.2.</li></ul>	Annealing: NH3 density of interface states, mobility and SIMS profile Output characteristics: Extraction of the threshold voltage Output characteristics: drain current and transconductance	24 24 28 30
<ol> <li>4.5.</li> <li>5.1.</li> <li>5.2.</li> <li>5.3.</li> </ol>	Annealing: NH3 density of interface states, mobility and SIMS profile Output characteristics: Extraction of the threshold voltage Output characteristics: drain current and transconductance Output characteristics: drain current divided by the square root of the	24 24 28 30
<ol> <li>4.5.</li> <li>5.1.</li> <li>5.2.</li> <li>5.3.</li> </ol>	Annealing: NH3 density of interface states, mobility and SIMS profile Output characteristics: Extraction of the threshold voltage Output characteristics: drain current and transconductance Output characteristics: drain current divided by the square root of the transconductance and linear fit	24 24 28 30 31

5.5.	Output characteristics: effective mobility	33
5.6.	Output characteristics: calculated drain current	34
5.7.	CV: AC and DC voltages and typical CV curve of a MOSFET $\ . \ . \ . \ .$	35
5.8.	CP: The basic principle of charge pumping	37
5.9.	CP: Typical CP pulse and pulse parameters	40
5.10.	CP: Pulse level vs CP current	42
5.11.	CP: Pulse level evolution for constant base level and constant high level	
	CP techniques	43
5.12.	CP: Constant amplitude CP and corresponding Icp for LDD devices $\ . \ .$	43
5.13.	CP: Constant base and constant high CP and corresponding Icp for LDD	
	devices	44
6.1.	BTI: Definition of PBTS and NBTS	46
6.2.	BTI: Interface trapping of carriers	46
6.3.	BTI: Impact of bias stress on n-channel MOSFET	47
6.4.	BTI: Impact of positive bias stress on a n-channel MOSFET	48
6.5.	HCD: Schematics of a hot carrier stress	49
7.1.	Results: Available NO-POA time and temperature combinations.	52
7.2.	Besults: Test pattern for PBTS	53
7.3.	Results: Experimental Setup	54
7.4.	Results: Imapct of POA temperature on dVth and Ron	55
7.5.	Results: dVth vs Ron for a constant annealing time of 205 min	55
7.6.	Results: Imapct of the POA time on dVth and Ron	56
7.7.	Results: dVth vs Ron for a constant annealing temperature of $1220$ °C	57
7.8.	Results: Threshold voltage shift as a function of annealing time and	
	annealing temperature	58
7.9.	Results: On-resistance as a function of annealing time and annealing	
	temperature	58
7.10.	Results: Threshold voltage shift after 1111s stress before and after negative	
	gate bias	59
7.11.	Results: Recoverable part of the threshold voltage shift	60
7.12.	Results: charge pumping current for different PBTS stress times and	
	temperatures	61